fond
Model Checking Contest 2020
10th edition, Paris, France, June 23, 2020
Execution of r170-smll-158987815400114
Last Updated
Jun 28, 2020

About the Execution of ITS-LoLa for FamilyReunion-COL-L00010M0001C001P001G001

Execution Summary
Max Memory
Used (MB)
Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
15740.530 3600000.00 593975.00 11029.50 T??TFTTT???????? normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2020-input.r170-smll-158987815400114.qcow2', fmt=qcow2 size=4294967296 backing_file='/data/fkordon/mcc2020-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-4028
Executing tool itslola
Input is FamilyReunion-COL-L00010M0001C001P001G001, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r170-smll-158987815400114
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 320K
-rw-r--r-- 1 mcc users 4.3K Apr 1 20:23 CTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Apr 1 20:23 CTLCardinality.xml
-rw-r--r-- 1 mcc users 3.6K Apr 1 13:50 CTLFireability.txt
-rw-r--r-- 1 mcc users 18K Apr 1 13:50 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.0K Mar 24 05:37 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.7K Mar 24 05:37 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.2K Apr 8 14:53 LTLCardinality.txt
-rw-r--r-- 1 mcc users 21K Apr 28 14:01 LTLCardinality.xml
-rw-r--r-- 1 mcc users 3.0K Apr 8 14:53 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Apr 28 14:01 LTLFireability.xml
-rw-r--r-- 1 mcc users 3.8K Apr 1 10:51 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 18K Apr 1 10:51 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 3.3K Apr 1 06:34 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 13K Apr 1 06:34 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.0K Apr 1 13:18 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.0K Apr 1 13:18 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 24 05:37 equiv_pt
-rw-r--r-- 1 mcc users 24 Mar 24 05:37 instance
-rw-r--r-- 1 mcc users 5 Mar 24 05:37 iscolored
-rw-r--r-- 1 mcc users 134K Mar 24 05:37 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME FamilyReunion-COL-L00010M0001C001P001G001-00
FORMULA_NAME FamilyReunion-COL-L00010M0001C001P001G001-01
FORMULA_NAME FamilyReunion-COL-L00010M0001C001P001G001-02
FORMULA_NAME FamilyReunion-COL-L00010M0001C001P001G001-03
FORMULA_NAME FamilyReunion-COL-L00010M0001C001P001G001-04
FORMULA_NAME FamilyReunion-COL-L00010M0001C001P001G001-05
FORMULA_NAME FamilyReunion-COL-L00010M0001C001P001G001-06
FORMULA_NAME FamilyReunion-COL-L00010M0001C001P001G001-07
FORMULA_NAME FamilyReunion-COL-L00010M0001C001P001G001-08
FORMULA_NAME FamilyReunion-COL-L00010M0001C001P001G001-09
FORMULA_NAME FamilyReunion-COL-L00010M0001C001P001G001-10
FORMULA_NAME FamilyReunion-COL-L00010M0001C001P001G001-11
FORMULA_NAME FamilyReunion-COL-L00010M0001C001P001G001-12
FORMULA_NAME FamilyReunion-COL-L00010M0001C001P001G001-13
FORMULA_NAME FamilyReunion-COL-L00010M0001C001P001G001-14
FORMULA_NAME FamilyReunion-COL-L00010M0001C001P001G001-15

=== Now, execution of the tool begins

BK_START 1591169073559

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
[2020-06-03 07:24:36] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, LTLFireability, -z3path, /home/mcc/BenchKit//z3/bin/z3, -yices2path, /home/mcc/BenchKit//yices/bin/yices, -timeout, 3600, -rebuildPNML]
[2020-06-03 07:24:36] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2020-06-03 07:24:36] [INFO ] Detected file is not PT type :http://www.pnml.org/version-2009/grammar/symmetricnet
SLF4J: Failed to load class "org.slf4j.impl.StaticLoggerBinder".
SLF4J: Defaulting to no-operation (NOP) logger implementation
SLF4J: See http://www.slf4j.org/codes.html#StaticLoggerBinder for further details.
[2020-06-03 07:24:38] [INFO ] Load time of PNML (colored model parsed with PNMLFW) : 1484 ms
[2020-06-03 07:24:38] [INFO ] sort/places :
Response->r0,
LxM->m1,ml0,l2,m2,lm1,l3,m3,ml1,l4,lm2,m4,m5,l5,ml2,l6,lm3,m6,m7,ml3,l7,m9,m10,ml4,
CINFORMI->c2,c4,c7,c0,c1,
LxP->p1,p3,p2,p5,p4,p6,p9,pl0,pl1,
LegalResident->lm0,l12,l0,l30,l31,lc1,l1,l32,lc2,l33,lc3,l34,cg0,l35,lg0,l36,l8,l9,lm4,l38,l10,l11,l13,l16,l14,lc0,l15,l17,l18,lp0,l19,lp1,l20,l21,l22,l24,l25,l23,l28,l26,l27,l29,
LxC->c3,cl2,c5,c6,cl0,cl1,
LxR->gl1,l37,l39,l40,
GovernmentCommission->g0,g2,g4,
PublicAdminOffice->p0,p7,p8,p10,p11,
MICSystem->m0,m8,m11,
LxG->g1,gl0,g3,

[2020-06-03 07:24:38] [INFO ] Detected 5 constant HL places corresponding to 10 PT places.
[2020-06-03 07:24:38] [INFO ] Imported 104 HL places and 66 HL transitions for a total of 1486 PT places and 1245.0 transition bindings in 51 ms.
[2020-06-03 07:24:38] [INFO ] Computed order based on color domains.
[2020-06-03 07:24:38] [INFO ] Unfolded HLPN to a Petri net with 1486 places and 1234 transitions in 68 ms.
[2020-06-03 07:24:38] [INFO ] Unfolded HLPN properties in 1 ms.
[2020-06-03 07:24:38] [INFO ] Reduced 11 identical enabling conditions.
[2020-06-03 07:24:38] [INFO ] Reduced 11 identical enabling conditions.
Deduced a syphon composed of 11 places in 38 ms
Reduce places removed 21 places and 0 transitions.
Parsed 16 properties from file /home/mcc/execution/LTLFireability.xml in 181 ms.
Working with output stream class java.io.PrintStream
Incomplete random walk after 100000 steps, including 154 resets, run finished after 870 ms. (steps per millisecond=114 ) properties seen :[1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
// Phase 1: matrix 1234 rows 1465 cols
[2020-06-03 07:24:39] [INFO ] Computed 332 place invariants in 176 ms
[2020-06-03 07:24:40] [INFO ] [Real]Absence check using 26 positive place invariants in 82 ms returned sat
[2020-06-03 07:24:40] [INFO ] [Real]Absence check using 26 positive and 306 generalized place invariants in 578 ms returned sat
[2020-06-03 07:24:40] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2020-06-03 07:24:50] [INFO ] [Real]Absence check using state equation in 9900 ms returned sat
[2020-06-03 07:24:50] [INFO ] Solution in real domain found non-integer solution.
[2020-06-03 07:24:51] [INFO ] [Nat]Absence check using 26 positive place invariants in 115 ms returned sat
[2020-06-03 07:24:52] [INFO ] [Nat]Absence check using 26 positive and 306 generalized place invariants in 695 ms returned sat
[2020-06-03 07:24:52] [INFO ] [Nat]Adding state equation constraints to refine reachable states.
[2020-06-03 07:25:00] [INFO ] [Nat]Absence check using state equation in 8710 ms returned sat
[2020-06-03 07:25:01] [INFO ] Computed and/alt/rep : 1223/2728/1223 causal constraints in 173 ms.
[2020-06-03 07:25:10] [WARNING] SMT solver failed with error :java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Stream closed (=> (> t834 0) (and (and (> t801 0) (< o801 o834)) (and (> t680 0) (< o680 o834))))") while checking expression at index 0
[2020-06-03 07:25:11] [INFO ] Initial state reduction rules for CTL removed 3 formulas.
[2020-06-03 07:25:11] [INFO ] Flatten gal took : 320 ms
FORMULA FamilyReunion-COL-L00010M0001C001P001G001-07 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA FamilyReunion-COL-L00010M0001C001P001G001-05 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA FamilyReunion-COL-L00010M0001C001P001G001-00 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2020-06-03 07:25:11] [INFO ] Applying decomposition
[2020-06-03 07:25:11] [INFO ] Flatten gal took : 218 ms
[2020-06-03 07:25:11] [INFO ] Decomposing Gal with order
[2020-06-03 07:25:11] [INFO ] Rewriting arrays to variables to allow decomposition.
[2020-06-03 07:25:12] [INFO ] Removed a total of 577 redundant transitions.
[2020-06-03 07:25:12] [INFO ] Flatten gal took : 262 ms
[2020-06-03 07:25:12] [INFO ] Fuse similar labels procedure discarded/fused a total of 0 labels/synchronizations in 10 ms.
[2020-06-03 07:25:12] [INFO ] Export to MCC properties in file /home/mcc/execution/LTLFireability.sr.xml took 13 ms.
[2020-06-03 07:25:12] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml took 22 ms.
info: Time: 3600 - MCC
vrfy: Checking LTLFireability @ FamilyReunion-COL-L00010M0001C001P001G001 @ 3570 seconds

FORMULA FamilyReunion-COL-L00010M0001C001P001G001-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA FamilyReunion-COL-L00010M0001C001P001G001-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA FamilyReunion-COL-L00010M0001C001P001G001-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
TIME LIMIT: Killed by timeout after 3600 seconds
MemTotal: 16427332 kB
MemFree: 15109948 kB
After kill :
MemTotal: 16427332 kB
MemFree: 15130632 kB

--------------------
content from stderr:

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="FamilyReunion-COL-L00010M0001C001P001G001"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="itslola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-4028"
echo " Executing tool itslola"
echo " Input is FamilyReunion-COL-L00010M0001C001P001G001, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r170-smll-158987815400114"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/FamilyReunion-COL-L00010M0001C001P001G001.tgz
mv FamilyReunion-COL-L00010M0001C001P001G001 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' LTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;