fond
Model Checking Contest 2020
10th edition, Paris, France, June 23, 2020
Execution of r166-smll-158987787500305
Last Updated
Jun 28, 2020

About the Execution of ITS-LoLa for AirplaneLD-PT-4000

Execution Summary
Max Memory
Used (MB)
Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
15742.990 3600000.00 3666699.00 9113.00 FF???F?F?F?F???F normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2020-input.r166-smll-158987787500305.qcow2', fmt=qcow2 size=4294967296 backing_file='/data/fkordon/mcc2020-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
..........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-4028
Executing tool itslola
Input is AirplaneLD-PT-4000, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r166-smll-158987787500305
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 58M
-rw-r--r-- 1 mcc users 1.3M Mar 24 11:37 CTLCardinality.txt
-rw-r--r-- 1 mcc users 2.7M Mar 24 11:37 CTLCardinality.xml
-rw-r--r-- 1 mcc users 764K Mar 24 10:34 CTLFireability.txt
-rw-r--r-- 1 mcc users 3.0M Mar 24 10:33 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.0K Mar 24 05:37 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.2K Mar 24 05:37 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 1.9M Apr 8 14:40 LTLCardinality.txt
-rw-r--r-- 1 mcc users 4.7M Apr 29 06:17 LTLCardinality.xml
-rw-r--r-- 1 mcc users 1.1M Apr 8 14:40 LTLFireability.txt
-rw-r--r-- 1 mcc users 4.3M Apr 29 06:17 LTLFireability.xml
-rw-r--r-- 1 mcc users 981K Mar 24 08:44 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 2.1M Mar 24 08:44 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 699K Mar 24 07:48 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 2.7M Mar 24 07:48 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 199K Mar 24 08:45 UpperBounds.txt
-rw-r--r-- 1 mcc users 358K Mar 24 08:45 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 24 05:37 equiv_col
-rw-r--r-- 1 mcc users 5 Mar 24 05:37 instance
-rw-r--r-- 1 mcc users 6 Mar 24 05:37 iscolored
-rw-r--r-- 1 mcc users 32M Mar 24 05:37 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME AirplaneLD-PT-4000-00
FORMULA_NAME AirplaneLD-PT-4000-01
FORMULA_NAME AirplaneLD-PT-4000-02
FORMULA_NAME AirplaneLD-PT-4000-03
FORMULA_NAME AirplaneLD-PT-4000-04
FORMULA_NAME AirplaneLD-PT-4000-05
FORMULA_NAME AirplaneLD-PT-4000-06
FORMULA_NAME AirplaneLD-PT-4000-07
FORMULA_NAME AirplaneLD-PT-4000-08
FORMULA_NAME AirplaneLD-PT-4000-09
FORMULA_NAME AirplaneLD-PT-4000-10
FORMULA_NAME AirplaneLD-PT-4000-11
FORMULA_NAME AirplaneLD-PT-4000-12
FORMULA_NAME AirplaneLD-PT-4000-13
FORMULA_NAME AirplaneLD-PT-4000-14
FORMULA_NAME AirplaneLD-PT-4000-15

=== Now, execution of the tool begins

BK_START 1591404626063

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
[2020-06-06 00:50:29] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, LTLCardinality, -z3path, /home/mcc/BenchKit//z3/bin/z3, -yices2path, /home/mcc/BenchKit//yices/bin/yices, -timeout, 3600, -rebuildPNML]
[2020-06-06 00:50:29] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2020-06-06 00:50:31] [INFO ] Load time of PNML (sax parser for PT used): 2053 ms
[2020-06-06 00:50:31] [INFO ] Transformed 28019 places.
[2020-06-06 00:50:31] [INFO ] Transformed 32008 transitions.
[2020-06-06 00:50:31] [INFO ] Found NUPN structural information;
[2020-06-06 00:50:31] [INFO ] Parsed PT model containing 28019 places and 32008 transitions in 2381 ms.
Reduce places removed 12002 places and 0 transitions.
Parsed 16 properties from file /home/mcc/execution/LTLCardinality.xml in 11924 ms.
Working with output stream class java.io.PrintStream
Interrupted random walk after 69441 steps, including 8729 resets, run timeout after 30001 ms. (steps per millisecond=2 ) properties seen :[1, 1, 1, 1, 0, 1, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 0, 1, 1, 1, 0, 1, 1, 1, 1, 1, 1, 0, 1, 1, 0, 1, 1, 1, 1, 1]
// Phase 1: matrix 32008 rows 16017 cols
[2020-06-06 00:51:51] [INFO ] Computed 3 place invariants in 38105 ms
[2020-06-06 00:51:58] [INFO ] [Real]Absence check using 2 positive place invariants in 1528 ms returned sat
[2020-06-06 00:51:59] [INFO ] [Real]Absence check using 2 positive and 1 generalized place invariants in 1210 ms returned sat
[2020-06-06 00:51:59] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2020-06-06 00:52:11] [INFO ] SMT solver returned unknown. Retrying;
[2020-06-06 00:52:11] [INFO ] [Real]Absence check using state equation in 12370 ms returned (error "Failed to check-sat")
[2020-06-06 00:52:17] [INFO ] [Real]Absence check using 2 positive place invariants in 1514 ms returned sat
[2020-06-06 00:52:19] [INFO ] [Real]Absence check using 2 positive and 1 generalized place invariants in 1148 ms returned sat
[2020-06-06 00:52:19] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2020-06-06 00:52:31] [INFO ] SMT solver returned unknown. Retrying;
[2020-06-06 00:52:31] [INFO ] [Real]Absence check using state equation in 12803 ms returned unknown
[2020-06-06 00:52:38] [INFO ] [Real]Absence check using 2 positive place invariants in 1800 ms returned sat
[2020-06-06 00:52:39] [INFO ] [Real]Absence check using 2 positive and 1 generalized place invariants in 1126 ms returned sat
[2020-06-06 00:52:39] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2020-06-06 00:52:51] [INFO ] SMT solver returned unknown. Retrying;
[2020-06-06 00:52:51] [INFO ] [Real]Absence check using state equation in 12626 ms returned (error "Failed to check-sat")
[2020-06-06 00:52:57] [INFO ] [Real]Absence check using 2 positive place invariants in 1417 ms returned sat
[2020-06-06 00:52:58] [INFO ] [Real]Absence check using 2 positive and 1 generalized place invariants in 1375 ms returned sat
[2020-06-06 00:52:58] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2020-06-06 00:53:11] [INFO ] [Real]Absence check using state equation in 13097 ms returned (error "Solver has unexpectedly terminated")
[2020-06-06 00:53:16] [INFO ] [Real]Absence check using 2 positive place invariants in 1487 ms returned sat
[2020-06-06 00:53:17] [INFO ] [Real]Absence check using 2 positive and 1 generalized place invariants in 1101 ms returned sat
[2020-06-06 00:53:17] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2020-06-06 00:53:31] [INFO ] SMT solver returned unknown. Retrying;
[2020-06-06 00:53:31] [INFO ] [Real]Absence check using state equation in 13986 ms returned (error "Failed to check-sat")
[2020-06-06 00:53:38] [INFO ] [Real]Absence check using 2 positive place invariants in 1353 ms returned sat
[2020-06-06 00:53:39] [INFO ] [Real]Absence check using 2 positive and 1 generalized place invariants in 1114 ms returned sat
[2020-06-06 00:53:39] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2020-06-06 00:53:51] [INFO ] SMT solver returned unknown. Retrying;
[2020-06-06 00:53:51] [INFO ] [Real]Absence check using state equation in 12727 ms returned unknown
[2020-06-06 00:53:57] [INFO ] [Real]Absence check using 2 positive place invariants in 1425 ms returned sat
[2020-06-06 00:53:59] [INFO ] [Real]Absence check using 2 positive and 1 generalized place invariants in 1112 ms returned sat
[2020-06-06 00:53:59] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2020-06-06 00:54:11] [INFO ] SMT solver returned unknown. Retrying;
[2020-06-06 00:54:11] [INFO ] [Real]Absence check using state equation in 12881 ms returned (error "Failed to check-sat")
[2020-06-06 00:54:17] [INFO ] [Real]Absence check using 2 positive place invariants in 1470 ms returned sat
[2020-06-06 00:54:18] [INFO ] [Real]Absence check using 2 positive and 1 generalized place invariants in 1131 ms returned sat
[2020-06-06 00:54:18] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2020-06-06 00:54:31] [INFO ] SMT solver returned unknown. Retrying;
[2020-06-06 00:54:31] [INFO ] [Real]Absence check using state equation in 13109 ms returned (error "Failed to check-sat")
[2020-06-06 00:54:38] [INFO ] [Real]Absence check using 2 positive place invariants in 1566 ms returned sat
[2020-06-06 00:54:39] [INFO ] [Real]Absence check using 2 positive and 1 generalized place invariants in 1316 ms returned sat
[2020-06-06 00:54:39] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2020-06-06 00:54:51] [INFO ] SMT solver returned unknown. Retrying;
[2020-06-06 00:54:51] [INFO ] [Real]Absence check using state equation in 12588 ms returned unknown
[2020-06-06 00:54:57] [INFO ] [Real]Absence check using 2 positive place invariants in 1386 ms returned sat
[2020-06-06 00:54:58] [INFO ] [Real]Absence check using 2 positive and 1 generalized place invariants in 1343 ms returned sat
[2020-06-06 00:54:58] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2020-06-06 00:55:11] [INFO ] SMT solver returned unknown. Retrying;
[2020-06-06 00:55:11] [INFO ] [Real]Absence check using state equation in 13148 ms returned unknown
[2020-06-06 00:55:14] [INFO ] Initial state reduction rules for CTL removed 3 formulas.
[2020-06-06 00:55:14] [INFO ] Flatten gal took : 1776 ms
FORMULA AirplaneLD-PT-4000-07 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA AirplaneLD-PT-4000-05 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA AirplaneLD-PT-4000-01 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2020-06-06 00:55:14] [INFO ] Applying decomposition
[2020-06-06 00:55:15] [INFO ] Flatten gal took : 1211 ms
[2020-06-06 00:55:16] [INFO ] Decomposing Gal with order
[2020-06-06 00:55:18] [INFO ] Rewriting arrays to variables to allow decomposition.
[2020-06-06 00:56:29] [INFO ] Removed a total of 29989 redundant transitions.
[2020-06-06 00:56:34] [INFO ] Flatten gal took : 62200 ms
[2020-06-06 00:56:42] [INFO ] Fuse similar labels procedure discarded/fused a total of 16000 labels/synchronizations in 4711 ms.
[2020-06-06 00:56:56] [INFO ] Export to MCC properties in file /home/mcc/execution/LTLCardinality.sr.xml took 53 ms.
[2020-06-06 00:56:56] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml took 243 ms.
info: Time: 3600 - MCC
vrfy: Checking LTLCardinality @ AirplaneLD-PT-4000 @ 3570 seconds

FORMULA AirplaneLD-PT-4000-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AirplaneLD-PT-4000-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AirplaneLD-PT-4000-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AirplaneLD-PT-4000-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
TIME LIMIT: Killed by timeout after 3600 seconds
MemTotal: 16427332 kB
MemFree: 12635904 kB
After kill :
MemTotal: 16427332 kB
MemFree: 16050460 kB

--------------------
content from stderr:

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="AirplaneLD-PT-4000"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="itslola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-4028"
echo " Executing tool itslola"
echo " Input is AirplaneLD-PT-4000, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r166-smll-158987787500305"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/AirplaneLD-PT-4000.tgz
mv AirplaneLD-PT-4000 execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' LTLCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;