fond
Model Checking Contest 2020
10th edition, Paris, France, June 23, 2020
Execution of r166-smll-158987787500297
Last Updated
Jun 28, 2020

About the Execution of ITS-LoLa for AirplaneLD-PT-2000

Execution Summary
Max Memory
Used (MB)
Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
15742.380 3600000.00 3651896.00 8164.10 ?F???TFFT?TFF?FF normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2020-input.r166-smll-158987787500297.qcow2', fmt=qcow2 size=4294967296 backing_file='/data/fkordon/mcc2020-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-4028
Executing tool itslola
Input is AirplaneLD-PT-2000, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r166-smll-158987787500297
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 28M
-rw-r--r-- 1 mcc users 665K Mar 24 11:07 CTLCardinality.txt
-rw-r--r-- 1 mcc users 1.5M Mar 24 11:07 CTLCardinality.xml
-rw-r--r-- 1 mcc users 284K Mar 24 09:54 CTLFireability.txt
-rw-r--r-- 1 mcc users 1.2M Mar 24 09:53 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.0K Mar 24 05:37 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.2K Mar 24 05:37 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 632K Apr 8 14:40 LTLCardinality.txt
-rw-r--r-- 1 mcc users 1.8M Apr 29 06:16 LTLCardinality.xml
-rw-r--r-- 1 mcc users 290K Apr 8 14:40 LTLFireability.txt
-rw-r--r-- 1 mcc users 1.3M Apr 29 06:16 LTLFireability.xml
-rw-r--r-- 1 mcc users 129K Mar 24 08:15 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 297K Mar 24 08:15 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 531K Mar 24 06:55 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 2.1M Mar 24 06:55 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 373K Mar 24 08:44 UpperBounds.txt
-rw-r--r-- 1 mcc users 687K Mar 24 08:44 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 24 05:37 equiv_col
-rw-r--r-- 1 mcc users 5 Mar 24 05:37 instance
-rw-r--r-- 1 mcc users 6 Mar 24 05:37 iscolored
-rw-r--r-- 1 mcc users 16M Mar 24 05:37 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME AirplaneLD-PT-2000-00
FORMULA_NAME AirplaneLD-PT-2000-01
FORMULA_NAME AirplaneLD-PT-2000-02
FORMULA_NAME AirplaneLD-PT-2000-03
FORMULA_NAME AirplaneLD-PT-2000-04
FORMULA_NAME AirplaneLD-PT-2000-05
FORMULA_NAME AirplaneLD-PT-2000-06
FORMULA_NAME AirplaneLD-PT-2000-07
FORMULA_NAME AirplaneLD-PT-2000-08
FORMULA_NAME AirplaneLD-PT-2000-09
FORMULA_NAME AirplaneLD-PT-2000-10
FORMULA_NAME AirplaneLD-PT-2000-11
FORMULA_NAME AirplaneLD-PT-2000-12
FORMULA_NAME AirplaneLD-PT-2000-13
FORMULA_NAME AirplaneLD-PT-2000-14
FORMULA_NAME AirplaneLD-PT-2000-15

=== Now, execution of the tool begins

BK_START 1591398968789

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
[2020-06-05 23:16:11] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, LTLCardinality, -z3path, /home/mcc/BenchKit//z3/bin/z3, -yices2path, /home/mcc/BenchKit//yices/bin/yices, -timeout, 3600, -rebuildPNML]
[2020-06-05 23:16:11] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2020-06-05 23:16:12] [INFO ] Load time of PNML (sax parser for PT used): 1069 ms
[2020-06-05 23:16:12] [INFO ] Transformed 14019 places.
[2020-06-05 23:16:12] [INFO ] Transformed 16008 transitions.
[2020-06-05 23:16:12] [INFO ] Found NUPN structural information;
[2020-06-05 23:16:12] [INFO ] Parsed PT model containing 14019 places and 16008 transitions in 1255 ms.
Reduce places removed 6002 places and 0 transitions.
Parsed 16 properties from file /home/mcc/execution/LTLCardinality.xml in 3305 ms.
Working with output stream class java.io.PrintStream
Incomplete random walk after 100000 steps, including 12612 resets, run finished after 28457 ms. (steps per millisecond=3 ) properties seen :[0, 1, 1, 0, 0, 1, 0, 0, 0, 1, 1, 1, 1, 1, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 1, 1, 0, 1]
// Phase 1: matrix 16008 rows 8017 cols
[2020-06-05 23:16:54] [INFO ] Computed 3 place invariants in 9853 ms
[2020-06-05 23:16:57] [INFO ] [Real]Absence check using 2 positive place invariants in 587 ms returned sat
[2020-06-05 23:16:58] [INFO ] [Real]Absence check using 2 positive and 1 generalized place invariants in 412 ms returned sat
[2020-06-05 23:16:58] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2020-06-05 23:17:14] [INFO ] SMT solver returned unknown. Retrying;
[2020-06-05 23:17:14] [INFO ] [Real]Absence check using state equation in 16610 ms returned (error "Failed to check-sat")
[2020-06-05 23:17:17] [INFO ] [Real]Absence check using 2 positive place invariants in 547 ms returned sat
[2020-06-05 23:17:17] [INFO ] [Real]Absence check using 2 positive and 1 generalized place invariants in 322 ms returned sat
[2020-06-05 23:17:17] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2020-06-05 23:17:34] [INFO ] SMT solver returned unknown. Retrying;
[2020-06-05 23:17:34] [INFO ] [Real]Absence check using state equation in 16989 ms returned (error "Failed to check-sat")
[2020-06-05 23:17:37] [INFO ] [Real]Absence check using 2 positive place invariants in 102 ms returned unsat
[2020-06-05 23:17:40] [INFO ] [Real]Absence check using 2 positive place invariants in 547 ms returned sat
[2020-06-05 23:17:40] [INFO ] [Real]Absence check using 2 positive and 1 generalized place invariants in 438 ms returned sat
[2020-06-05 23:17:40] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2020-06-05 23:17:57] [INFO ] SMT solver returned unknown. Retrying;
[2020-06-05 23:17:57] [INFO ] [Real]Absence check using state equation in 16647 ms returned (error "Failed to check-sat")
[2020-06-05 23:17:59] [INFO ] [Real]Absence check using 2 positive place invariants in 561 ms returned sat
[2020-06-05 23:18:00] [INFO ] [Real]Absence check using 2 positive and 1 generalized place invariants in 325 ms returned sat
[2020-06-05 23:18:00] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2020-06-05 23:18:17] [INFO ] SMT solver returned unknown. Retrying;
[2020-06-05 23:18:17] [INFO ] [Real]Absence check using state equation in 16909 ms returned unknown
[2020-06-05 23:18:19] [INFO ] [Real]Absence check using 2 positive place invariants in 528 ms returned sat
[2020-06-05 23:18:20] [INFO ] [Real]Absence check using 2 positive and 1 generalized place invariants in 322 ms returned sat
[2020-06-05 23:18:20] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2020-06-05 23:18:37] [INFO ] SMT solver returned unknown. Retrying;
[2020-06-05 23:18:37] [INFO ] [Real]Absence check using state equation in 16904 ms returned (error "Failed to check-sat")
[2020-06-05 23:18:39] [INFO ] [Real]Absence check using 2 positive place invariants in 573 ms returned sat
[2020-06-05 23:18:40] [INFO ] [Real]Absence check using 2 positive and 1 generalized place invariants in 483 ms returned sat
[2020-06-05 23:18:40] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2020-06-05 23:18:57] [INFO ] SMT solver returned unknown. Retrying;
[2020-06-05 23:18:57] [INFO ] [Real]Absence check using state equation in 16811 ms returned unknown
[2020-06-05 23:18:59] [INFO ] [Real]Absence check using 2 positive place invariants in 549 ms returned sat
[2020-06-05 23:19:00] [INFO ] [Real]Absence check using 2 positive and 1 generalized place invariants in 319 ms returned sat
[2020-06-05 23:19:00] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2020-06-05 23:19:17] [INFO ] SMT solver returned unknown. Retrying;
[2020-06-05 23:19:17] [INFO ] [Real]Absence check using state equation in 16958 ms returned unknown
[2020-06-05 23:19:19] [INFO ] [Real]Absence check using 2 positive place invariants in 554 ms returned sat
[2020-06-05 23:19:20] [INFO ] [Real]Absence check using 2 positive and 1 generalized place invariants in 479 ms returned sat
[2020-06-05 23:19:20] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2020-06-05 23:19:37] [INFO ] SMT solver returned unknown. Retrying;
[2020-06-05 23:19:37] [INFO ] [Real]Absence check using state equation in 16836 ms returned (error "Failed to check-sat")
Successfully simplified 1 atomic propositions for a total of 1 simplifications.
[2020-06-05 23:19:38] [INFO ] Initial state reduction rules for CTL removed 3 formulas.
[2020-06-05 23:19:38] [INFO ] Flatten gal took : 1097 ms
FORMULA AirplaneLD-PT-2000-10 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA AirplaneLD-PT-2000-08 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA AirplaneLD-PT-2000-05 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2020-06-05 23:19:38] [INFO ] Applying decomposition
[2020-06-05 23:19:39] [INFO ] Initial state reduction rules for CTL removed 1 formulas.
[2020-06-05 23:19:39] [INFO ] Flatten gal took : 743 ms
[2020-06-05 23:19:40] [INFO ] Decomposing Gal with order
[2020-06-05 23:19:40] [INFO ] Rewriting arrays to variables to allow decomposition.
[2020-06-05 23:20:01] [INFO ] Removed a total of 14989 redundant transitions.
[2020-06-05 23:20:01] [INFO ] Initial state reduction rules for CTL removed 1 formulas.
[2020-06-05 23:20:02] [INFO ] Flatten gal took : 19052 ms
[2020-06-05 23:20:05] [INFO ] Fuse similar labels procedure discarded/fused a total of 8000 labels/synchronizations in 1441 ms.
[2020-06-05 23:20:09] [INFO ] Initial state reduction rules for CTL removed 1 formulas.
FORMULA AirplaneLD-PT-2000-01 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2020-06-05 23:20:09] [INFO ] Export to MCC properties in file /home/mcc/execution/LTLCardinality.sr.xml took 18 ms.
[2020-06-05 23:20:09] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml took 113 ms.
info: Time: 3600 - MCC
vrfy: Checking LTLCardinality @ AirplaneLD-PT-2000 @ 3570 seconds

FORMULA AirplaneLD-PT-2000-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AirplaneLD-PT-2000-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AirplaneLD-PT-2000-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AirplaneLD-PT-2000-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AirplaneLD-PT-2000-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AirplaneLD-PT-2000-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
TIME LIMIT: Killed by timeout after 3600 seconds
MemTotal: 16427332 kB
MemFree: 13554600 kB
After kill :
MemTotal: 16427332 kB
MemFree: 16098380 kB

--------------------
content from stderr:

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="AirplaneLD-PT-2000"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="itslola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-4028"
echo " Executing tool itslola"
echo " Input is AirplaneLD-PT-2000, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r166-smll-158987787500297"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/AirplaneLD-PT-2000.tgz
mv AirplaneLD-PT-2000 execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' LTLCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;