fond
Model Checking Contest 2020
10th edition, Paris, France, June 23, 2020
Execution of r066-tajo-158922814700724
Last Updated
Jun 28, 2020

About the Execution of ITS-Tools for DiscoveryGPU-PT-14b

Execution Summary
Max Memory
Used (MB)
Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
15757.610 3600000.00 3480439.00 107925.60 FFTTF??????????? normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/mnt/tpsp/fkordon/mcc2020-input.r066-tajo-158922814700724.qcow2', fmt=qcow2 size=4294967296 backing_file='/mnt/tpsp/fkordon/mcc2020-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-4028
Executing tool itstools
Input is DiscoveryGPU-PT-14b, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r066-tajo-158922814700724
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 276K
-rw-r--r-- 1 mcc users 2.8K Mar 31 07:35 CTLCardinality.txt
-rw-r--r-- 1 mcc users 14K Mar 31 07:35 CTLCardinality.xml
-rw-r--r-- 1 mcc users 2.5K Mar 30 00:19 CTLFireability.txt
-rw-r--r-- 1 mcc users 17K Mar 30 00:19 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.0K Mar 24 05:37 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.3K Mar 24 05:37 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.2K Apr 8 14:50 LTLCardinality.txt
-rw-r--r-- 1 mcc users 23K Apr 28 14:00 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K Apr 8 14:50 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Apr 28 14:00 LTLFireability.xml
-rw-r--r-- 1 mcc users 3.3K Mar 28 14:43 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 17K Mar 28 14:43 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 2.6K Mar 27 07:44 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 15K Mar 27 07:44 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Mar 28 14:50 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Mar 28 14:50 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 24 05:37 equiv_col
-rw-r--r-- 1 mcc users 4 Mar 24 05:37 instance
-rw-r--r-- 1 mcc users 6 Mar 24 05:37 iscolored
-rw-r--r-- 1 mcc users 104K Mar 24 05:37 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME DiscoveryGPU-PT-14b-CTLFireability-00
FORMULA_NAME DiscoveryGPU-PT-14b-CTLFireability-01
FORMULA_NAME DiscoveryGPU-PT-14b-CTLFireability-02
FORMULA_NAME DiscoveryGPU-PT-14b-CTLFireability-03
FORMULA_NAME DiscoveryGPU-PT-14b-CTLFireability-04
FORMULA_NAME DiscoveryGPU-PT-14b-CTLFireability-05
FORMULA_NAME DiscoveryGPU-PT-14b-CTLFireability-06
FORMULA_NAME DiscoveryGPU-PT-14b-CTLFireability-07
FORMULA_NAME DiscoveryGPU-PT-14b-CTLFireability-08
FORMULA_NAME DiscoveryGPU-PT-14b-CTLFireability-09
FORMULA_NAME DiscoveryGPU-PT-14b-CTLFireability-10
FORMULA_NAME DiscoveryGPU-PT-14b-CTLFireability-11
FORMULA_NAME DiscoveryGPU-PT-14b-CTLFireability-12
FORMULA_NAME DiscoveryGPU-PT-14b-CTLFireability-13
FORMULA_NAME DiscoveryGPU-PT-14b-CTLFireability-14
FORMULA_NAME DiscoveryGPU-PT-14b-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1590132528495

[2020-05-22 07:28:49] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -z3path, /home/mcc/BenchKit//z3/bin/z3, -yices2path, /home/mcc/BenchKit//yices/bin/yices, -its, -ltsminpath, /home/mcc/BenchKit//lts_install_dir/, -greatspnpath, /home/mcc/BenchKit//greatspn/, -order, META, -manyOrder, -smt, -timeout, 3600]
[2020-05-22 07:28:50] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2020-05-22 07:28:50] [INFO ] Load time of PNML (sax parser for PT used): 67 ms
[2020-05-22 07:28:50] [INFO ] Transformed 408 places.
[2020-05-22 07:28:50] [INFO ] Transformed 434 transitions.
[2020-05-22 07:28:50] [INFO ] Found NUPN structural information;
[2020-05-22 07:28:50] [INFO ] Parsed PT model containing 408 places and 434 transitions in 108 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 19 ms.
Incomplete random walk after 100000 steps, including 222 resets, run finished after 214 ms. (steps per millisecond=467 ) properties seen :[1, 0, 1, 1, 1, 1, 1, 1, 0, 1, 1, 1, 1, 1, 1, 1, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1]
// Phase 1: matrix 434 rows 408 cols
[2020-05-22 07:28:50] [INFO ] Computed 16 place invariants in 32 ms
[2020-05-22 07:28:50] [INFO ] [Real]Absence check using 16 positive place invariants in 28 ms returned unsat
[2020-05-22 07:28:50] [INFO ] [Real]Absence check using 16 positive place invariants in 16 ms returned sat
[2020-05-22 07:28:50] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2020-05-22 07:28:50] [INFO ] [Real]Absence check using state equation in 293 ms returned sat
[2020-05-22 07:28:51] [INFO ] Computed and/alt/rep : 433/1058/433 causal constraints in 27 ms.
[2020-05-22 07:28:51] [INFO ] Solution in real domain found non-integer solution.
[2020-05-22 07:28:51] [INFO ] [Nat]Absence check using 16 positive place invariants in 624 ms returned sat
[2020-05-22 07:28:51] [INFO ] [Nat]Adding state equation constraints to refine reachable states.
[2020-05-22 07:28:52] [INFO ] [Nat]Absence check using state equation in 463 ms returned sat
[2020-05-22 07:28:52] [INFO ] Computed and/alt/rep : 433/1058/433 causal constraints in 35 ms.
[2020-05-22 07:28:55] [INFO ] Added : 344 causal constraints over 73 iterations in 2954 ms. Result :sat
[2020-05-22 07:28:55] [INFO ] [Real]Absence check using 16 positive place invariants in 24 ms returned sat
[2020-05-22 07:28:55] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2020-05-22 07:28:55] [INFO ] [Real]Absence check using state equation in 449 ms returned sat
[2020-05-22 07:28:56] [INFO ] Deduced a trap composed of 18 places in 293 ms
[2020-05-22 07:28:56] [INFO ] Deduced a trap composed of 110 places in 161 ms
[2020-05-22 07:28:56] [INFO ] Trap strengthening (SAT) tested/added 3/2 trap constraints in 516 ms
[2020-05-22 07:28:56] [INFO ] Solution in real domain found non-integer solution.
[2020-05-22 07:28:57] [INFO ] [Nat]Absence check using 16 positive place invariants in 903 ms returned sat
[2020-05-22 07:28:57] [INFO ] [Nat]Adding state equation constraints to refine reachable states.
[2020-05-22 07:28:57] [INFO ] [Nat]Absence check using state equation in 464 ms returned sat
[2020-05-22 07:28:58] [INFO ] Deduced a trap composed of 18 places in 227 ms
[2020-05-22 07:28:58] [INFO ] Deduced a trap composed of 110 places in 179 ms
[2020-05-22 07:28:58] [INFO ] Trap strengthening (SAT) tested/added 3/2 trap constraints in 462 ms
[2020-05-22 07:28:58] [INFO ] Computed and/alt/rep : 433/1058/433 causal constraints in 23 ms.
[2020-05-22 07:28:59] [INFO ] Added : 237 causal constraints over 48 iterations in 1249 ms. Result :sat
[2020-05-22 07:28:59] [INFO ] [Real]Absence check using 16 positive place invariants in 28 ms returned sat
[2020-05-22 07:28:59] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2020-05-22 07:29:00] [INFO ] [Real]Absence check using state equation in 474 ms returned sat
[2020-05-22 07:29:00] [INFO ] Computed and/alt/rep : 433/1058/433 causal constraints in 32 ms.
[2020-05-22 07:29:00] [INFO ] Solution in real domain found non-integer solution.
[2020-05-22 07:29:01] [INFO ] [Nat]Absence check using 16 positive place invariants in 707 ms returned sat
[2020-05-22 07:29:01] [INFO ] [Nat]Adding state equation constraints to refine reachable states.
[2020-05-22 07:29:01] [INFO ] [Nat]Absence check using state equation in 317 ms returned sat
[2020-05-22 07:29:01] [INFO ] Computed and/alt/rep : 433/1058/433 causal constraints in 30 ms.
[2020-05-22 07:29:02] [INFO ] Added : 310 causal constraints over 62 iterations in 1361 ms. Result :sat
Successfully simplified 1 atomic propositions for a total of 1 simplifications.
[2020-05-22 07:29:03] [INFO ] Initial state reduction rules for CTL removed 2 formulas.
[2020-05-22 07:29:03] [INFO ] Flatten gal took : 62 ms
[2020-05-22 07:29:03] [INFO ] Initial state reduction rules for CTL removed 2 formulas.
[2020-05-22 07:29:03] [INFO ] Flatten gal took : 24 ms
FORMULA DiscoveryGPU-PT-14b-CTLFireability-04 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA DiscoveryGPU-PT-14b-CTLFireability-00 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2020-05-22 07:29:03] [INFO ] Applying decomposition
[2020-05-22 07:29:03] [INFO ] Flatten gal took : 21 ms
Converted graph to binary with : CommandLine [args=[/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.louvain.binaries_1.0.0.202005100927/bin/convert-linux64, -i, /tmp/graph4973267358151196294.txt, -o, /tmp/graph4973267358151196294.bin, -w, /tmp/graph4973267358151196294.weights], workingDir=null]
Built communities with : CommandLine [args=[/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.louvain.binaries_1.0.0.202005100927/bin/louvain-linux64, /tmp/graph4973267358151196294.bin, -l, -1, -v, -w, /tmp/graph4973267358151196294.weights, -q, 0, -e, 0.001], workingDir=null]
[2020-05-22 07:29:03] [INFO ] Decomposing Gal with order
[2020-05-22 07:29:03] [INFO ] Rewriting arrays to variables to allow decomposition.
[2020-05-22 07:29:03] [INFO ] Removed a total of 121 redundant transitions.
[2020-05-22 07:29:03] [INFO ] Flatten gal took : 57 ms
[2020-05-22 07:29:03] [INFO ] Fuse similar labels procedure discarded/fused a total of 0 labels/synchronizations in 4 ms.
[2020-05-22 07:29:03] [INFO ] Time to serialize gal into /home/mcc/execution/CTLFireability.pnml.gal : 9 ms
[2020-05-22 07:29:03] [INFO ] Time to serialize properties into /home/mcc/execution/CTLFireability.ctl : 1 ms
Invoking ITS tools like this :CommandLine [args=[/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202005100927/bin/its-ctl-linux64, --gc-threshold, 2000000, --quiet, -i, /home/mcc/execution/CTLFireability.pnml.gal, -t, CGAL, -ctl, /home/mcc/execution/CTLFireability.ctl], workingDir=/home/mcc/execution]

its-ctl command run as :

/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202005100927/bin/its-ctl-linux64 --gc-threshold 2000000 --quiet -i /home/mcc/execution/CTLFireability.pnml.gal -t CGAL -ctl /home/mcc/execution/CTLFireability.ctl
No direction supplied, using forward translation only.
Parsed 14 CTL formulae.
built 108 ordering constraints for composite.
built 8 ordering constraints for composite.
built 6 ordering constraints for composite.
built 8 ordering constraints for composite.
built 6 ordering constraints for composite.
built 3 ordering constraints for composite.
built 5 ordering constraints for composite.
built 5 ordering constraints for composite.
built 4 ordering constraints for composite.
built 3 ordering constraints for composite.
built 5 ordering constraints for composite.
built 8 ordering constraints for composite.
built 6 ordering constraints for composite.
built 4 ordering constraints for composite.
built 10 ordering constraints for composite.
built 10 ordering constraints for composite.
built 6 ordering constraints for composite.
built 6 ordering constraints for composite.
built 3 ordering constraints for composite.
built 5 ordering constraints for composite.
built 5 ordering constraints for composite.
built 6 ordering constraints for composite.
built 9 ordering constraints for composite.
built 5 ordering constraints for composite.
built 4 ordering constraints for composite.
built 3 ordering constraints for composite.
built 5 ordering constraints for composite.
built 8 ordering constraints for composite.
built 6 ordering constraints for composite.
built 4 ordering constraints for composite.
built 5 ordering constraints for composite.
built 4 ordering constraints for composite.
built 3 ordering constraints for composite.
built 5 ordering constraints for composite.
built 6 ordering constraints for composite.
built 6 ordering constraints for composite.
built 3 ordering constraints for composite.
built 5 ordering constraints for composite.
built 6 ordering constraints for composite.
built 5 ordering constraints for composite.
built 4 ordering constraints for composite.
built 3 ordering constraints for composite.
built 5 ordering constraints for composite.
built 5 ordering constraints for composite.
built 8 ordering constraints for composite.
built 4 ordering constraints for composite.
built 6 ordering constraints for composite.
built 6 ordering constraints for composite.
built 5 ordering constraints for composite.
built 5 ordering constraints for composite.
built 4 ordering constraints for composite.
built 3 ordering constraints for composite.
built 5 ordering constraints for composite.
built 4 ordering constraints for composite.
built 6 ordering constraints for composite.
built 5 ordering constraints for composite.
built 3 ordering constraints for composite.
built 6 ordering constraints for composite.
built 5 ordering constraints for composite.
built 4 ordering constraints for composite.
built 3 ordering constraints for composite.
built 5 ordering constraints for composite.
built 5 ordering constraints for composite.
built 4 ordering constraints for composite.
built 3 ordering constraints for composite.
built 5 ordering constraints for composite.
built 6 ordering constraints for composite.
built 6 ordering constraints for composite.
built 5 ordering constraints for composite.
built 4 ordering constraints for composite.
built 3 ordering constraints for composite.
built 8 ordering constraints for composite.
built 4 ordering constraints for composite.
built 6 ordering constraints for composite.
built 6 ordering constraints for composite.
built 5 ordering constraints for composite.
built 4 ordering constraints for composite.
built 3 ordering constraints for composite.
built 6 ordering constraints for composite.
built 5 ordering constraints for composite.
built 4 ordering constraints for composite.
built 3 ordering constraints for composite.
built 6 ordering constraints for composite.
Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
reachable,2.389e+21,426.214,8263212,483061,46,1.72194e+07,418,666,2.719e+07,52,1443,0


Converting to forward existential form...Done !
original formula: AG(AF(EX((i29.u101.p266==1))))
=> equivalent forward existential formula: [FwdG(FwdU(Init,TRUE),!(EX((i29.u101.p266==1))))] = FALSE
Reverse transition relation is NOT exact ! Due to transitions t9, u148.t11, u148.t12, u148.t14, i4.i0.u9.t273, i4.i0.u9.t275, i4.i1.u12.t269, i4.i1.u12.t277, i5.i1.u16.t263, i5.i1.u16.t279, i6.u17.t245, i6.u17.t261, i7.u19.t255, i7.u19.t257, i8.i0.u22.t251, i8.i0.u22.t259, i9.i0.u30.t236, i9.i0.u30.t238, i9.i1.u28.t232, i9.i1.u28.t240, i10.i1.u36.t226, i10.i1.u36.t242, i11.i0.u37.t213, i11.i0.u37.t221, i12.u39.t217, i12.u39.t219, i13.u45.t207, i13.u45.t223, i14.u47.t188, i14.u47.t204, i15.t200, i15.u49.t198, i16.i0.u52.t194, i16.i0.u52.t202, i17.u59.t179, i17.u59.t181, i18.i0.u62.t175, i18.i0.u62.t183, i19.u57.t169, i19.u57.t185, i20.i0.u67.t156, i20.i0.u67.t164, i20.i1.u69.t160, i20.i1.u69.t162, i21.i1.u75.t150, i21.i1.u75.t166, i22.u78.t141, i22.u78.t143, i23.i0.u81.t137, i23.i0.u81.t145, i24.u85.t131, i24.u85.t147, i25.u89.t122, i25.u89.t124, i26.i0.u87.t118, i26.i0.u87.t126, i27.u95.t112, i27.u95.t128, i28.u98.t93, i28.u98.t109, i29.u100.t103, i29.u100.t105, i30.i0.u103.t99, i30.i0.u103.t107, i31.i0.u108.t80, i31.i0.u108.t88, i32.u110.t84, i32.u110.t86, i33.u116.t74, i33.u116.t90, i34.i0.u119.t61, i34.i0.u119.t69, i34.i1.u121.t65, i34.i1.u121.t67, i35.i0.u118.t55, i35.i0.u118.t71, i36.u130.t46, i36.u130.t48, i37.i0.u128.t42, i37.i0.u128.t50, i38.u127.t36, i38.u127.t52, i39.u138.t17, i39.u138.t33, i40.t29, i40.u141.t27, i41.i0.u139.t23, i41.i0.u139.t31, i42.t3, i42.u150.t4, i42.u150.t6, Intersection with reachable at each step enabled. (destroyed/reverse/intersect/total) :0/343/91/434
Using saturation style SCC detection
Detected timeout of ITS tools.
[2020-05-22 07:49:08] [INFO ] Applying decomposition
[2020-05-22 07:49:09] [INFO ] Flatten gal took : 782 ms
[2020-05-22 07:49:09] [INFO ] Decomposing Gal with order
[2020-05-22 07:49:09] [INFO ] Rewriting arrays to variables to allow decomposition.
[2020-05-22 07:49:09] [INFO ] Removed a total of 121 redundant transitions.
[2020-05-22 07:49:09] [INFO ] Flatten gal took : 177 ms
[2020-05-22 07:49:10] [INFO ] Fuse similar labels procedure discarded/fused a total of 1047 labels/synchronizations in 187 ms.
[2020-05-22 07:49:10] [INFO ] Time to serialize gal into /home/mcc/execution/CTLFireability.pnml.gal : 48 ms
[2020-05-22 07:49:10] [INFO ] Time to serialize properties into /home/mcc/execution/CTLFireability.ctl : 3 ms
Invoking ITS tools like this :CommandLine [args=[/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202005100927/bin/its-ctl-linux64, --gc-threshold, 2000000, --quiet, -i, /home/mcc/execution/CTLFireability.pnml.gal, -t, CGAL, -ctl, /home/mcc/execution/CTLFireability.ctl], workingDir=/home/mcc/execution]

its-ctl command run as :

/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202005100927/bin/its-ctl-linux64 --gc-threshold 2000000 --quiet -i /home/mcc/execution/CTLFireability.pnml.gal -t CGAL -ctl /home/mcc/execution/CTLFireability.ctl
No direction supplied, using forward translation only.
Parsed 14 CTL formulae.
built 2 ordering constraints for composite.
built 17 ordering constraints for composite.
built 17 ordering constraints for composite.
built 17 ordering constraints for composite.
built 17 ordering constraints for composite.
built 17 ordering constraints for composite.
built 17 ordering constraints for composite.
built 12 ordering constraints for composite.
built 12 ordering constraints for composite.
built 12 ordering constraints for composite.
built 12 ordering constraints for composite.
built 12 ordering constraints for composite.
built 12 ordering constraints for composite.
built 12 ordering constraints for composite.
built 7 ordering constraints for composite.
Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
reachable,2.389e+21,103.035,2162556,805,577,3.75898e+06,40803,295,1.21834e+07,153,684100,0


Converting to forward existential form...Done !
original formula: AG(AF(EX((i0.i0.i0.i0.i0.u23.p266==1))))
=> equivalent forward existential formula: [FwdG(FwdU(Init,TRUE),!(EX((i0.i0.i0.i0.i0.u23.p266==1))))] = FALSE
Reverse transition relation is NOT exact ! Due to transitions i0.u27.t17, i0.u27.t23, i0.u27.t27, i0.u27.t29, i0.u27.t31, i0.u27.t33, i0.i0.u26.t36, i0.i0.u26.t42, i0.i0.u26.t46, i0.i0.u26.t48, i0.i0.u26.t50, i0.i0.u26.t52, i0.i0.i0.u25.t55, i0.i0.i0.u25.t61, i0.i0.i0.u25.t65, i0.i0.i0.u25.t67, i0.i0.i0.u25.t69, i0.i0.i0.u25.t71, i0.i0.i0.i0.u24.t74, i0.i0.i0.i0.u24.t80, i0.i0.i0.i0.u24.t84, i0.i0.i0.i0.u24.t86, i0.i0.i0.i0.u24.t88, i0.i0.i0.i0.u24.t90, i0.i0.i0.i0.i0.u23.t93, i0.i0.i0.i0.i0.u23.t99, i0.i0.i0.i0.i0.u23.t103, i0.i0.i0.i0.i0.u23.t105, i0.i0.i0.i0.i0.u23.t107, i0.i0.i0.i0.i0.u23.t109, i0.i0.i0.i0.i0.i0.u22.t112, i0.i0.i0.i0.i0.i0.u22.t118, i0.i0.i0.i0.i0.i0.u22.t122, i0.i0.i0.i0.i0.i0.u22.t124, i0.i0.i0.i0.i0.i0.u22.t126, i0.i0.i0.i0.i0.i0.u22.t128, i0.i0.i0.i0.i0.i0.i0.u21.t131, i0.i0.i0.i0.i0.i0.i0.u21.t137, i0.i0.i0.i0.i0.i0.i0.u21.t141, i0.i0.i0.i0.i0.i0.i0.u21.t143, i0.i0.i0.i0.i0.i0.i0.u21.t145, i0.i0.i0.i0.i0.i0.i0.u21.t147, i0.i0.i0.i0.i0.i0.i0.i0.u20.t150, i0.i0.i0.i0.i0.i0.i0.i0.u20.t156, i0.i0.i0.i0.i0.i0.i0.i0.u20.t160, i0.i0.i0.i0.i0.i0.i0.i0.u20.t162, i0.i0.i0.i0.i0.i0.i0.i0.u20.t164, i0.i0.i0.i0.i0.i0.i0.i0.u20.t166, i0.i0.i0.i0.i0.i0.i0.i0.i0.u19.t169, i0.i0.i0.i0.i0.i0.i0.i0.i0.u19.t175, i0.i0.i0.i0.i0.i0.i0.i0.i0.u19.t179, i0.i0.i0.i0.i0.i0.i0.i0.i0.u19.t181, i0.i0.i0.i0.i0.i0.i0.i0.i0.u19.t183, i0.i0.i0.i0.i0.i0.i0.i0.i0.u19.t185, i0.i0.i0.i0.i0.i0.i0.i0.i0.i0.u18.t188, i0.i0.i0.i0.i0.i0.i0.i0.i0.i0.u18.t194, i0.i0.i0.i0.i0.i0.i0.i0.i0.i0.u18.t198, i0.i0.i0.i0.i0.i0.i0.i0.i0.i0.u18.t200, i0.i0.i0.i0.i0.i0.i0.i0.i0.i0.u18.t202, i0.i0.i0.i0.i0.i0.i0.i0.i0.i0.u18.t204, i0.i0.i0.i0.i0.i0.i0.i0.i0.i0.i0.u17.t207, i0.i0.i0.i0.i0.i0.i0.i0.i0.i0.i0.u17.t213, i0.i0.i0.i0.i0.i0.i0.i0.i0.i0.i0.u17.t217, i0.i0.i0.i0.i0.i0.i0.i0.i0.i0.i0.u17.t219, i0.i0.i0.i0.i0.i0.i0.i0.i0.i0.i0.u17.t221, i0.i0.i0.i0.i0.i0.i0.i0.i0.i0.i0.u17.t223, i0.i0.i0.i0.i0.i0.i0.i0.i0.i0.i0.i0.u16.t226, i0.i0.i0.i0.i0.i0.i0.i0.i0.i0.i0.i0.u16.t232, i0.i0.i0.i0.i0.i0.i0.i0.i0.i0.i0.i0.u16.t236, i0.i0.i0.i0.i0.i0.i0.i0.i0.i0.i0.i0.u16.t238, i0.i0.i0.i0.i0.i0.i0.i0.i0.i0.i0.i0.u16.t240, i0.i0.i0.i0.i0.i0.i0.i0.i0.i0.i0.i0.u16.t242, i0.i0.i0.i0.i0.i0.i0.i0.i0.i0.i0.i0.i0.u14.t263, i0.i0.i0.i0.i0.i0.i0.i0.i0.i0.i0.i0.i0.u14.t269, i0.i0.i0.i0.i0.i0.i0.i0.i0.i0.i0.i0.i0.u14.t273, i0.i0.i0.i0.i0.i0.i0.i0.i0.i0.i0.i0.i0.u14.t275, i0.i0.i0.i0.i0.i0.i0.i0.i0.i0.i0.i0.i0.u14.t277, i0.i0.i0.i0.i0.i0.i0.i0.i0.i0.i0.i0.i0.u14.t279, i0.i0.i0.i0.i0.i0.i0.i0.i0.i0.i0.i0.i0.u15.t245, i0.i0.i0.i0.i0.i0.i0.i0.i0.i0.i0.i0.i0.u15.t251, i0.i0.i0.i0.i0.i0.i0.i0.i0.i0.i0.i0.i0.u15.t255, i0.i0.i0.i0.i0.i0.i0.i0.i0.i0.i0.i0.i0.u15.t257, i0.i0.i0.i0.i0.i0.i0.i0.i0.i0.i0.i0.i0.u15.t259, i0.i0.i0.i0.i0.i0.i0.i0.i0.i0.i0.i0.i0.u15.t261, i1.u29.t9, i1.u29.t11, i1.u29.t12, i1.u29.t14, i1.u30.t3, i1.u30.t4, i1.u30.t6, Intersection with reachable at each step enabled. (destroyed/reverse/intersect/total) :0/227/91/318
Using saturation style SCC detection
Using saturation style SCC detection
Using saturation style SCC detection
Using saturation style SCC detection
Using saturation style SCC detection
Using saturation style SCC detection
Using saturation style SCC detection
Fast SCC detection found an SCC at level 2
(forward)formula 0,0,110.341,2162556,1,0,3.75898e+06,48238,6309,1.21834e+07,827,684100,446310
FORMULA DiscoveryGPU-PT-14b-CTLFireability-01 FALSE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL USE_NUPN
Formula is FALSE !

***************************************

original formula: EG(EF((i0.i0.i0.i0.i0.i0.i0.i0.i0.u19.p154==1)))
=> equivalent forward existential formula: [FwdG(Init,E(TRUE U (i0.i0.i0.i0.i0.i0.i0.i0.i0.u19.p154==1)))] != FALSE
(forward)formula 1,1,509.297,2435708,1,0,3.75898e+06,287070,654,1.21834e+07,407,2.04599e+06,619741
FORMULA DiscoveryGPU-PT-14b-CTLFireability-02 TRUE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL USE_NUPN
Formula is TRUE !

***************************************

original formula: EF(((((i0.i0.i0.i0.i0.i0.i0.i0.i0.i0.u18.p146==1)&&(i1.u29.p399==1))&&(i0.i0.i0.i0.i0.i0.i0.u21.p225==1))&&(i0.i0.i0.i0.i0.i0.i0.i0.i0.i0.i0.i0.i0.u14.p23==1)))
=> equivalent forward existential formula: [(FwdU(Init,TRUE) * ((((i0.i0.i0.i0.i0.i0.i0.i0.i0.i0.u18.p146==1)&&(i1.u29.p399==1))&&(i0.i0.i0.i0.i0.i0.i0.u21.p225==1))&&(i0.i0.i0.i0.i0.i0.i0.i0.i0.i0.i0.i0.i0.u14.p23==1)))] != FALSE
(forward)formula 2,1,509.299,2436236,1,0,3.75898e+06,287070,736,1.21834e+07,411,2.04599e+06,620022
FORMULA DiscoveryGPU-PT-14b-CTLFireability-03 TRUE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL USE_NUPN
Formula is TRUE !
Detected timeout of ITS tools.
[2020-05-22 08:09:14] [INFO ] Flatten gal took : 52 ms
[2020-05-22 08:09:14] [INFO ] Input system was already deterministic with 434 transitions.
[2020-05-22 08:09:14] [INFO ] Transformed 408 places.
[2020-05-22 08:09:14] [INFO ] Transformed 434 transitions.
Running greatSPN : CommandLine [args=[/home/mcc/BenchKit//greatspn//bin/pinvar, /home/mcc/execution/gspn], workingDir=/home/mcc/execution]
Run of greatSPN captured in /home/mcc/execution/outPut.txt
Running greatSPN : CommandLine [args=[/home/mcc/BenchKit//greatspn//bin/RGMEDD2, /home/mcc/execution/gspn, -META, -varord-only], workingDir=/home/mcc/execution]
Run of greatSPN captured in /home/mcc/execution/outPut.txt
Using order generated by GreatSPN with heuristic : META
[2020-05-22 08:09:14] [INFO ] Time to serialize gal into /home/mcc/execution/CTLFireability.pnml.gal : 2 ms
[2020-05-22 08:09:14] [INFO ] Time to serialize properties into /home/mcc/execution/CTLFireability.ctl : 1 ms
Invoking ITS tools like this :CommandLine [args=[/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202005100927/bin/its-ctl-linux64, --gc-threshold, 2000000, --quiet, -i, /home/mcc/execution/CTLFireability.pnml.gal, -t, CGAL, -ctl, /home/mcc/execution/CTLFireability.ctl, --load-order, /home/mcc/execution/model.ord, --gen-order, FOLLOW], workingDir=/home/mcc/execution]

its-ctl command run as :

/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202005100927/bin/its-ctl-linux64 --gc-threshold 2000000 --quiet -i /home/mcc/execution/CTLFireability.pnml.gal -t CGAL -ctl /home/mcc/execution/CTLFireability.ctl --load-order /home/mcc/execution/model.ord --gen-order FOLLOW
Successfully loaded order from file /home/mcc/execution/model.ord
No direction supplied, using forward translation only.
Parsed 11 CTL formulae.

BK_TIME_CONFINEMENT_REACHED

--------------------
content from stderr:

+ export BINDIR=/home/mcc/BenchKit/
+ BINDIR=/home/mcc/BenchKit/
++ pwd
+ export MODEL=/home/mcc/execution
+ MODEL=/home/mcc/execution
+ [[ CTLFireability = StateSpace ]]
+ /home/mcc/BenchKit//runeclipse.sh /home/mcc/execution CTLFireability -its -ltsminpath /home/mcc/BenchKit//lts_install_dir/ -greatspnpath /home/mcc/BenchKit//greatspn/ -order META -manyOrder -smt -timeout 3600
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ /home/mcc/BenchKit//itstools/its-tools -data /home/mcc/execution/workspace -pnfolder /home/mcc/execution -examination CTLFireability -z3path /home/mcc/BenchKit//z3/bin/z3 -yices2path /home/mcc/BenchKit//yices/bin/yices -its -ltsminpath /home/mcc/BenchKit//lts_install_dir/ -greatspnpath /home/mcc/BenchKit//greatspn/ -order META -manyOrder -smt -timeout 3600 -vmargs -Dosgi.locking=none -Declipse.stateSaveDelayInterval=-1 -Dosgi.configuration.area=/tmp/.eclipse -Xss128m -Xms40m -Xmx16000m -Dfile.encoding=UTF-8 -Dosgi.requiredJavaVersion=1.6

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DiscoveryGPU-PT-14b"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="itstools"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-4028"
echo " Executing tool itstools"
echo " Input is DiscoveryGPU-PT-14b, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r066-tajo-158922814700724"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/DiscoveryGPU-PT-14b.tgz
mv DiscoveryGPU-PT-14b execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;