fond
Model Checking Contest 2020
10th edition, Paris, France, June 23, 2020
Execution of r051-ebro-158902546100372
Last Updated
Jun 28, 2020

About the Execution of ITS-Tools for DLCflexbar-PT-4a

Execution Summary
Max Memory
Used (MB)
Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
15740.310 47068.00 69435.00 1992.80 TFTTFTFTFFTTFTFF normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/mnt/tpsp/fkordon/mcc2020-input.r051-ebro-158902546100372.qcow2', fmt=qcow2 size=4294967296 backing_file='/mnt/tpsp/fkordon/mcc2020-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-4028
Executing tool itstools
Input is DLCflexbar-PT-4a, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r051-ebro-158902546100372
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.9M
-rw-r--r-- 1 mcc users 3.1K Mar 30 03:54 CTLCardinality.txt
-rw-r--r-- 1 mcc users 17K Mar 30 03:54 CTLCardinality.xml
-rw-r--r-- 1 mcc users 2.4K Mar 28 18:09 CTLFireability.txt
-rw-r--r-- 1 mcc users 16K Mar 28 18:09 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.0K Mar 24 05:37 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.0K Mar 24 05:37 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.8K Apr 8 14:50 LTLCardinality.txt
-rw-r--r-- 1 mcc users 29K Apr 28 14:00 LTLCardinality.xml
-rw-r--r-- 1 mcc users 1.9K Apr 8 14:50 LTLFireability.txt
-rw-r--r-- 1 mcc users 15K Apr 28 14:00 LTLFireability.xml
-rw-r--r-- 1 mcc users 3.7K Mar 27 10:58 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 19K Mar 27 10:58 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 2.4K Mar 26 09:25 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 13K Mar 26 09:25 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Mar 28 14:49 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Mar 28 14:49 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 24 05:37 equiv_col
-rw-r--r-- 1 mcc users 3 Mar 24 05:37 instance
-rw-r--r-- 1 mcc users 6 Mar 24 05:37 iscolored
-rw-r--r-- 1 mcc users 1.7M Mar 24 05:37 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME DLCflexbar-PT-4a-CTLFireability-00
FORMULA_NAME DLCflexbar-PT-4a-CTLFireability-01
FORMULA_NAME DLCflexbar-PT-4a-CTLFireability-02
FORMULA_NAME DLCflexbar-PT-4a-CTLFireability-03
FORMULA_NAME DLCflexbar-PT-4a-CTLFireability-04
FORMULA_NAME DLCflexbar-PT-4a-CTLFireability-05
FORMULA_NAME DLCflexbar-PT-4a-CTLFireability-06
FORMULA_NAME DLCflexbar-PT-4a-CTLFireability-07
FORMULA_NAME DLCflexbar-PT-4a-CTLFireability-08
FORMULA_NAME DLCflexbar-PT-4a-CTLFireability-09
FORMULA_NAME DLCflexbar-PT-4a-CTLFireability-10
FORMULA_NAME DLCflexbar-PT-4a-CTLFireability-11
FORMULA_NAME DLCflexbar-PT-4a-CTLFireability-12
FORMULA_NAME DLCflexbar-PT-4a-CTLFireability-13
FORMULA_NAME DLCflexbar-PT-4a-CTLFireability-14
FORMULA_NAME DLCflexbar-PT-4a-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1589570848926

[2020-05-15 19:27:31] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -z3path, /home/mcc/BenchKit//z3/bin/z3, -yices2path, /home/mcc/BenchKit//yices/bin/yices, -its, -ltsminpath, /home/mcc/BenchKit//lts_install_dir/, -greatspnpath, /home/mcc/BenchKit//greatspn/, -order, META, -manyOrder, -smt, -timeout, 3600]
[2020-05-15 19:27:31] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2020-05-15 19:27:32] [INFO ] Load time of PNML (sax parser for PT used): 764 ms
[2020-05-15 19:27:32] [INFO ] Transformed 927 places.
[2020-05-15 19:27:32] [INFO ] Transformed 6615 transitions.
[2020-05-15 19:27:32] [INFO ] Found NUPN structural information;
[2020-05-15 19:27:32] [INFO ] Parsed PT model containing 927 places and 6615 transitions in 972 ms.
Ensure Unique test removed 752 transitions
Reduce redundant transitions removed 752 transitions.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 142 ms.
Finished random walk after 5881 steps, including 0 resets, run visited all 42 properties in 576 ms. (steps per millisecond=10 )
[2020-05-15 19:27:35] [INFO ] Flatten gal took : 792 ms
[2020-05-15 19:27:35] [INFO ] Flatten gal took : 372 ms
[2020-05-15 19:27:35] [INFO ] Applying decomposition
[2020-05-15 19:27:36] [INFO ] Flatten gal took : 419 ms
Converted graph to binary with : CommandLine [args=[/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.louvain.binaries_1.0.0.202005100927/bin/convert-linux64, -i, /tmp/graph4172934915594885643.txt, -o, /tmp/graph4172934915594885643.bin, -w, /tmp/graph4172934915594885643.weights], workingDir=null]
Built communities with : CommandLine [args=[/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.louvain.binaries_1.0.0.202005100927/bin/louvain-linux64, /tmp/graph4172934915594885643.bin, -l, -1, -v, -w, /tmp/graph4172934915594885643.weights, -q, 0, -e, 0.001], workingDir=null]
[2020-05-15 19:27:37] [INFO ] Decomposing Gal with order
[2020-05-15 19:27:37] [INFO ] Rewriting arrays to variables to allow decomposition.
[2020-05-15 19:27:39] [INFO ] Removed a total of 6726 redundant transitions.
[2020-05-15 19:27:39] [INFO ] Flatten gal took : 1190 ms
[2020-05-15 19:27:39] [INFO ] Fuse similar labels procedure discarded/fused a total of 532 labels/synchronizations in 175 ms.
[2020-05-15 19:27:39] [INFO ] Time to serialize gal into /home/mcc/execution/CTLFireability.pnml.gal : 56 ms
[2020-05-15 19:27:39] [INFO ] Time to serialize properties into /home/mcc/execution/CTLFireability.ctl : 3 ms
Invoking ITS tools like this :CommandLine [args=[/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202005100927/bin/its-ctl-linux64, --gc-threshold, 2000000, --quiet, -i, /home/mcc/execution/CTLFireability.pnml.gal, -t, CGAL, -ctl, /home/mcc/execution/CTLFireability.ctl], workingDir=/home/mcc/execution]

its-ctl command run as :

/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202005100927/bin/its-ctl-linux64 --gc-threshold 2000000 --quiet -i /home/mcc/execution/CTLFireability.pnml.gal -t CGAL -ctl /home/mcc/execution/CTLFireability.ctl
No direction supplied, using forward translation only.
Parsed 16 CTL formulae.
built 280 ordering constraints for composite.
built 101 ordering constraints for composite.
built 101 ordering constraints for composite.
built 101 ordering constraints for composite.
built 101 ordering constraints for composite.
built 101 ordering constraints for composite.
built 101 ordering constraints for composite.
Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
reachable,1.52867e+43,1.11838,25240,129,262,1953,2554,2438,1580,467,3486,0


Converting to forward existential form...Done !
original formula: !(EF(AX(((i47.u55.p346==1)&&(i47.u55.p696==1)))))
=> equivalent forward existential formula: [(FwdU(Init,TRUE) * !(EX(!(((i47.u55.p346==1)&&(i47.u55.p696==1))))))] = FALSE
Reverse transition relation is exact ! Faster fixpoint algorithm enabled.
(forward)formula 0,1,1.44625,25744,1,0,4865,2554,6236,6050,3456,3486,11498
FORMULA DLCflexbar-PT-4a-CTLFireability-00 TRUE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL USE_NUPN
Formula is TRUE !

***************************************

original formula: EF(EX(AX(((i46.u52.p336==1)&&(i46.u52.p560==1)))))
=> equivalent forward existential formula: [(EY(FwdU(Init,TRUE)) * !(EX(!(((i46.u52.p336==1)&&(i46.u52.p560==1))))))] != FALSE
(forward)formula 1,0,1.46441,25744,1,0,6616,2554,6249,8560,3461,3486,14105
FORMULA DLCflexbar-PT-4a-CTLFireability-01 FALSE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL USE_NUPN
Formula is FALSE !

***************************************

original formula: E((((((u26.p189!=1)||(i48.u56.p773!=1)) + EF(((i47.u54.p345==1)&&(i47.u55.p674==1)))) + ((u26.p183==1)&&(i49.u59.p861==1))) + ((i45.u49.p326==1)&&(i45.u49.p906==1))) U ((((i48.u56.p353==1)&&(i48.u58.p788==1))&&(i47.u53.p342==1))&&(i47.u55.p706==1)))
=> equivalent forward existential formula: [(FwdU(Init,(((((u26.p189!=1)||(i48.u56.p773!=1)) + E(TRUE U ((i47.u54.p345==1)&&(i47.u55.p674==1)))) + ((u26.p183==1)&&(i49.u59.p861==1))) + ((i45.u49.p326==1)&&(i45.u49.p906==1)))) * ((((i48.u56.p353==1)&&(i48.u58.p788==1))&&(i47.u53.p342==1))&&(i47.u55.p706==1)))] != FALSE
(forward)formula 2,1,1.66178,25744,1,0,8015,4170,9665,9833,4330,5404,21034
FORMULA DLCflexbar-PT-4a-CTLFireability-02 TRUE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL USE_NUPN
Formula is TRUE !

***************************************

original formula: !(AF(((i49.u60.p364==1)&&(i49.u61.p840==1))))
=> equivalent forward existential formula: [FwdG(Init,!(((i49.u60.p364==1)&&(i49.u61.p840==1))))] != FALSE
Using saturation style SCC detection
Using saturation style SCC detection
Fast SCC detection found an SCC at level 1
Fast SCC detection found an SCC at level 2
Fast SCC detection found an SCC at level 3
Fast SCC detection found an SCC at level 4
Fast SCC detection found an SCC at level 5
Fast SCC detection found an SCC at level 6
Fast SCC detection found an SCC at level 7
Fast SCC detection found an SCC at level 8
Fast SCC detection found an SCC at level 9
Fast SCC detection found an SCC at level 10
Fast SCC detection found an SCC at level 11
Fast SCC detection found an SCC at level 12
Fast SCC detection found an SCC at level 13
Fast SCC detection found an SCC at level 14
Fast SCC detection found an SCC at level 15
Fast SCC detection found an SCC at level 16
Fast SCC detection found an SCC at level 17
Fast SCC detection found an SCC at level 18
Fast SCC detection found an SCC at level 19
Fast SCC detection found an SCC at level 20
Fast SCC detection found an SCC at level 21
Fast SCC detection found an SCC at level 22
Fast SCC detection found an SCC at level 23
Fast SCC detection found an SCC at level 24
Fast SCC detection found an SCC at level 25
Fast SCC detection found an SCC at level 26
Fast SCC detection found an SCC at level 27
Fast SCC detection found an SCC at level 28
Fast SCC detection found an SCC at level 29
Fast SCC detection found an SCC at level 30
Fast SCC detection found an SCC at level 31
Fast SCC detection found an SCC at level 32
Fast SCC detection found an SCC at level 33
Fast SCC detection found an SCC at level 34
Fast SCC detection found an SCC at level 35
Fast SCC detection found an SCC at level 36
Fast SCC detection found an SCC at level 37
Fast SCC detection found an SCC at level 38
Fast SCC detection found an SCC at level 39
Fast SCC detection found an SCC at level 40
Fast SCC detection found an SCC at level 41
Fast SCC detection found an SCC at level 42
Fast SCC detection found an SCC at level 43
Fast SCC detection found an SCC at level 44
Fast SCC detection found an SCC at level 45
Fast SCC detection found an SCC at level 46
Fast SCC detection found an SCC at level 47
Fast SCC detection found an SCC at level 48
Fast SCC detection found an SCC at level 49
(forward)formula 3,1,2.78313,45016,1,0,62675,5162,10248,112648,4462,9877,74762
FORMULA DLCflexbar-PT-4a-CTLFireability-03 TRUE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL USE_NUPN
Formula is TRUE !

***************************************

original formula: E((AF(((i44.u45.p315==1)&&(i44.u46.p404==1))) + ((i48.u58.p351==1)&&(i48.u58.p744==1))) U (u28.p203==1))
=> equivalent forward existential formula: [(FwdU(Init,(!(EG(!(((i44.u45.p315==1)&&(i44.u46.p404==1))))) + ((i48.u58.p351==1)&&(i48.u58.p744==1)))) * (u28.p203==1))] != FALSE
(forward)formula 4,0,2.80625,46336,1,0,64443,5191,10288,115010,4468,9936,79297
FORMULA DLCflexbar-PT-4a-CTLFireability-04 FALSE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL USE_NUPN
Formula is FALSE !

***************************************

original formula: !(AF(((i47.u53.p343==1)&&(i47.u55.p682==1))))
=> equivalent forward existential formula: [FwdG(Init,!(((i47.u53.p343==1)&&(i47.u55.p682==1))))] != FALSE
(forward)formula 5,1,3.21707,56896,1,0,83919,5263,10793,152808,4469,10452,117125
FORMULA DLCflexbar-PT-4a-CTLFireability-05 TRUE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL USE_NUPN
Formula is TRUE !

***************************************

original formula: (EX((EX(((i49.u60.p365==1)&&(i49.u61.p814==1))) + EG(((u30.p217==1)&&(i49.u59.p869==1))))) * !(EF(EG(((u43.p303==1)&&(i46.u50.p631==1))))))
=> equivalent forward existential formula: ([(Init * !(EX((EX(((i49.u60.p365==1)&&(i49.u61.p814==1))) + EG(((u30.p217==1)&&(i49.u59.p869==1)))))))] = FALSE * [FwdG(FwdU(Init,TRUE),((u43.p303==1)&&(i46.u50.p631==1)))] = FALSE)
(forward)formula 6,0,3.39524,58480,1,0,84721,5269,11364,153860,4471,10464,119298
FORMULA DLCflexbar-PT-4a-CTLFireability-06 FALSE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL USE_NUPN
Formula is FALSE !

***************************************

original formula: (AX(((((i49.u59.p362==1)&&(i49.u61.p846==1))&&(u31.p224==1))&&(i48.u58.p784==1))) + (E((((i45.u47.p323==1)&&(i45.u49.p474==1))&&(u29.p208==1)) U ((u43.p308!=1)||(i46.u52.p632!=1))) * AG(EF(((u34.p239==1)&&(i45.u47.p525==1))))))
=> equivalent forward existential formula: ([((Init * !(!(EX(!(((((i49.u59.p362==1)&&(i49.u61.p846==1))&&(u31.p224==1))&&(i48.u58.p784==1))))))) * !(E((((i45.u47.p323==1)&&(i45.u49.p474==1))&&(u29.p208==1)) U ((u43.p308!=1)||(i46.u52.p632!=1)))))] = FALSE * [(FwdU((Init * !(!(EX(!(((((i49.u59.p362==1)&&(i49.u61.p846==1))&&(u31.p224==1))&&(i48.u58.p784==1))))))),TRUE) * !(E(TRUE U ((u34.p239==1)&&(i45.u47.p525==1)))))] = FALSE)
(forward)formula 7,1,3.78458,60856,1,0,86102,5313,12146,155493,4475,10511,128815
FORMULA DLCflexbar-PT-4a-CTLFireability-07 TRUE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL USE_NUPN
Formula is TRUE !

***************************************

original formula: AF(AG((((u36.p259==1)&&(i45.u49.p530==1))||((u11.p84==1)&&(i49.u61.p832==1)))))
=> equivalent forward existential formula: [FwdG(Init,!(!(E(TRUE U !((((u36.p259==1)&&(i45.u49.p530==1))||((u11.p84==1)&&(i49.u61.p832==1))))))))] = FALSE
(forward)formula 8,0,3.82037,61120,1,0,86157,5313,12156,155539,4475,10511,129015
FORMULA DLCflexbar-PT-4a-CTLFireability-08 FALSE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL USE_NUPN
Formula is FALSE !

***************************************

original formula: AF((EG(((i48.u58.p358!=1)||(i48.u58.p788!=1))) * AX(((i46.u52.p337==1)&&(i46.u50.p631==1)))))
=> equivalent forward existential formula: [FwdG(Init,!((EG(((i48.u58.p358!=1)||(i48.u58.p788!=1))) * !(EX(!(((i46.u52.p337==1)&&(i46.u50.p631==1))))))))] = FALSE
(forward)formula 9,0,3.83992,61120,1,0,87181,5454,12174,156749,4479,10979,131811
FORMULA DLCflexbar-PT-4a-CTLFireability-09 FALSE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL USE_NUPN
Formula is FALSE !

***************************************

original formula: EF(((i45.u47.p322==1)&&(i45.u49.p528==1)))
=> equivalent forward existential formula: [(FwdU(Init,TRUE) * ((i45.u47.p322==1)&&(i45.u49.p528==1)))] != FALSE
(forward)formula 10,1,3.84136,61384,1,0,87212,5454,12182,156780,4480,10979,131879
FORMULA DLCflexbar-PT-4a-CTLFireability-10 TRUE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL USE_NUPN
Formula is TRUE !

***************************************

original formula: EG(((i44.u46.p309==1)||((u1.p10!=1)&&((((i45.u47.p323!=1)||(i45.u49.p476!=1))||(u29.p205!=1))||(i48.u56.p779!=1)))))
=> equivalent forward existential formula: [FwdG(Init,((i44.u46.p309==1)||((u1.p10!=1)&&((((i45.u47.p323!=1)||(i45.u49.p476!=1))||(u29.p205!=1))||(i48.u56.p779!=1)))))] != FALSE
(forward)formula 11,1,7.74482,159064,1,0,255398,6065,12835,609778,4485,16301,326139
FORMULA DLCflexbar-PT-4a-CTLFireability-11 TRUE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL USE_NUPN
Formula is TRUE !

***************************************

original formula: E(AF((((u6.p49==1)&&(i48.u58.p734==1))||((u2.p21==1)&&(i46.u52.p550==1)))) U AG(((i46.u52.p329==1)&&(i46.u52.p582==1))))
=> equivalent forward existential formula: [(FwdU(Init,!(EG(!((((u6.p49==1)&&(i48.u58.p734==1))||((u2.p21==1)&&(i46.u52.p550==1))))))) * !(E(TRUE U !(((i46.u52.p329==1)&&(i46.u52.p582==1))))))] != FALSE
(forward)formula 12,0,7.76476,159328,1,0,255424,6065,12846,609779,4490,16303,326249
FORMULA DLCflexbar-PT-4a-CTLFireability-12 FALSE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL USE_NUPN
Formula is FALSE !

***************************************

original formula: (EG((u42.p299!=1)) * (!(EX(((u24.p175!=1)||(i46.u52.p594!=1)))) + AG(((i45.u47.p322!=1)||(i45.u49.p472!=1)))))
=> equivalent forward existential formula: ([(Init * !(EG((u42.p299!=1))))] = FALSE * [(FwdU((Init * !(!(EX(((u24.p175!=1)||(i46.u52.p594!=1)))))),TRUE) * !(((i45.u47.p322!=1)||(i45.u49.p472!=1))))] = FALSE)
(forward)formula 13,1,7.78764,159592,1,0,256093,6073,12875,610467,4493,16327,328497
FORMULA DLCflexbar-PT-4a-CTLFireability-13 TRUE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL USE_NUPN
Formula is TRUE !

***************************************

original formula: (AF((((i47.u54.p344==1)&&(i47.u55.p916==1))||((u39.p274==1)&&(i48.u56.p799==1)))) + AF(EX((((i45.u48.p325==1)&&(i45.u49.p464==1))||((i49.u61.p366==1)&&(i49.u61.p822==1))))))
=> equivalent forward existential formula: [FwdG((Init * !(!(EG(!((((i47.u54.p344==1)&&(i47.u55.p916==1))||((u39.p274==1)&&(i48.u56.p799==1)))))))),!(EX((((i45.u48.p325==1)&&(i45.u49.p464==1))||((i49.u61.p366==1)&&(i49.u61.p822==1))))))] = FALSE
(forward)formula 14,0,32.7651,719272,1,0,1.17644e+06,6773,12922,3.10637e+06,4497,19632,594526
FORMULA DLCflexbar-PT-4a-CTLFireability-14 FALSE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL USE_NUPN
Formula is FALSE !

***************************************

original formula: AG(!(EX(((i48.u57.p354==1)&&(i48.u58.p794==1)))))
=> equivalent forward existential formula: [(EY(FwdU(Init,TRUE)) * ((i48.u57.p354==1)&&(i48.u58.p794==1)))] = FALSE
(forward)formula 15,0,32.7665,719536,1,0,1.17646e+06,6773,12928,3.10639e+06,4497,19632,594569
FORMULA DLCflexbar-PT-4a-CTLFireability-15 FALSE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL USE_NUPN
Formula is FALSE !

***************************************


BK_STOP 1589570895994

--------------------
content from stderr:

+ export BINDIR=/home/mcc/BenchKit/
+ BINDIR=/home/mcc/BenchKit/
++ pwd
+ export MODEL=/home/mcc/execution
+ MODEL=/home/mcc/execution
+ [[ CTLFireability = StateSpace ]]
+ /home/mcc/BenchKit//runeclipse.sh /home/mcc/execution CTLFireability -its -ltsminpath /home/mcc/BenchKit//lts_install_dir/ -greatspnpath /home/mcc/BenchKit//greatspn/ -order META -manyOrder -smt -timeout 3600
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ /home/mcc/BenchKit//itstools/its-tools -data /home/mcc/execution/workspace -pnfolder /home/mcc/execution -examination CTLFireability -z3path /home/mcc/BenchKit//z3/bin/z3 -yices2path /home/mcc/BenchKit//yices/bin/yices -its -ltsminpath /home/mcc/BenchKit//lts_install_dir/ -greatspnpath /home/mcc/BenchKit//greatspn/ -order META -manyOrder -smt -timeout 3600 -vmargs -Dosgi.locking=none -Declipse.stateSaveDelayInterval=-1 -Dosgi.configuration.area=/tmp/.eclipse -Xss128m -Xms40m -Xmx16000m -Dfile.encoding=UTF-8 -Dosgi.requiredJavaVersion=1.6

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCflexbar-PT-4a"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="itstools"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-4028"
echo " Executing tool itstools"
echo " Input is DLCflexbar-PT-4a, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r051-ebro-158902546100372"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/DLCflexbar-PT-4a.tgz
mv DLCflexbar-PT-4a execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;