About the Execution of ITS-Tools for AirplaneLD-COL-0500
Execution Summary | |||||
Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
15736.820 | 127663.00 | 142245.00 | 573.40 | TFFFFFTTFFFTFTFF | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2020-input.r006-smll-158897515700215.qcow2', fmt=qcow2 size=4294967296 backing_file='/data/fkordon/mcc2020-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-4028
Executing tool itstools
Input is AirplaneLD-COL-0500, examination is ReachabilityCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r006-smll-158897515700215
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 280K
-rw-r--r-- 1 mcc users 3.2K Mar 24 10:48 CTLCardinality.txt
-rw-r--r-- 1 mcc users 15K Mar 24 10:48 CTLCardinality.xml
-rw-r--r-- 1 mcc users 2.4K Mar 24 09:29 CTLFireability.txt
-rw-r--r-- 1 mcc users 14K Mar 24 09:29 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.0K Mar 24 05:37 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.2K Mar 24 05:37 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.6K Apr 8 14:40 LTLCardinality.txt
-rw-r--r-- 1 mcc users 23K Apr 29 06:16 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.0K Apr 8 14:40 LTLFireability.txt
-rw-r--r-- 1 mcc users 15K Apr 29 06:16 LTLFireability.xml
-rw-r--r-- 1 mcc users 3.8K Mar 24 08:00 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 18K Mar 24 07:59 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 2.9K Mar 24 06:22 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 18K Mar 24 06:22 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.8K Mar 24 08:44 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Mar 24 08:44 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 24 05:37 equiv_pt
-rw-r--r-- 1 mcc users 5 Mar 24 05:37 instance
-rw-r--r-- 1 mcc users 5 Mar 24 05:37 iscolored
-rw-r--r-- 1 mcc users 109K Mar 24 05:37 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME AirplaneLD-COL-0500-ReachabilityCardinality-00
FORMULA_NAME AirplaneLD-COL-0500-ReachabilityCardinality-01
FORMULA_NAME AirplaneLD-COL-0500-ReachabilityCardinality-02
FORMULA_NAME AirplaneLD-COL-0500-ReachabilityCardinality-03
FORMULA_NAME AirplaneLD-COL-0500-ReachabilityCardinality-04
FORMULA_NAME AirplaneLD-COL-0500-ReachabilityCardinality-05
FORMULA_NAME AirplaneLD-COL-0500-ReachabilityCardinality-06
FORMULA_NAME AirplaneLD-COL-0500-ReachabilityCardinality-07
FORMULA_NAME AirplaneLD-COL-0500-ReachabilityCardinality-08
FORMULA_NAME AirplaneLD-COL-0500-ReachabilityCardinality-09
FORMULA_NAME AirplaneLD-COL-0500-ReachabilityCardinality-10
FORMULA_NAME AirplaneLD-COL-0500-ReachabilityCardinality-11
FORMULA_NAME AirplaneLD-COL-0500-ReachabilityCardinality-12
FORMULA_NAME AirplaneLD-COL-0500-ReachabilityCardinality-13
FORMULA_NAME AirplaneLD-COL-0500-ReachabilityCardinality-14
FORMULA_NAME AirplaneLD-COL-0500-ReachabilityCardinality-15
=== Now, execution of the tool begins
BK_START 1589431848035
[2020-05-14 04:50:50] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, ReachabilityCardinality, -z3path, /home/mcc/BenchKit//z3/bin/z3, -yices2path, /home/mcc/BenchKit//yices/bin/yices, -its, -ltsminpath, /home/mcc/BenchKit//lts_install_dir/, -greatspnpath, /home/mcc/BenchKit//greatspn/, -order, META, -manyOrder, -smt, -timeout, 3600]
[2020-05-14 04:50:50] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2020-05-14 04:50:50] [INFO ] Detected file is not PT type :http://www.pnml.org/version-2009/grammar/symmetricnet
SLF4J: Failed to load class "org.slf4j.impl.StaticLoggerBinder".
SLF4J: Defaulting to no-operation (NOP) logger implementation
SLF4J: See http://www.slf4j.org/codes.html#StaticLoggerBinder for further details.
[2020-05-14 04:50:51] [INFO ] Load time of PNML (colored model parsed with PNMLFW) : 964 ms
[2020-05-14 04:50:51] [INFO ] sort/places :
Speed->SpeedPossibleVal,Speed_Left_Wheel,Speed_Right_Wheel,
Signal->Plane_On_Ground_Signal_no,
Dot->stp5,stp4,stp3,stp2,stp1,P5,P4,P3,P2,P6,P1,
Weight->WeightPossibleVal,Weight_Right_Wheel,Weight_Left_Wheel,
Altitude->AltitudePossibleVal,TheAltitude,
[2020-05-14 04:50:51] [INFO ] Detected 3 constant HL places corresponding to 1502 PT places.
[2020-05-14 04:50:51] [INFO ] Imported 20 HL places and 15 HL transitions for a total of 3519 PT places and 6012.0 transition bindings in 35 ms.
[2020-05-14 04:50:51] [INFO ] Computed order based on color domains.
[2020-05-14 04:50:51] [INFO ] Unfolded HLPN to a Petri net with 3519 places and 4008 transitions in 48 ms.
[2020-05-14 04:50:51] [INFO ] Unfolded HLPN properties in 2 ms.
Reduce places removed 1502 places and 0 transitions.
Parsed 16 properties from file /home/mcc/execution/ReachabilityCardinality.xml in 130 ms.
Working with output stream class java.io.PrintStream
FORMULA AirplaneLD-COL-0500-ReachabilityCardinality-05 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA AirplaneLD-COL-0500-ReachabilityCardinality-13 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Incomplete random walk after 10000 steps, including 1251 resets, run finished after 1067 ms. (steps per millisecond=9 ) properties seen :[0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0]
FORMULA AirplaneLD-COL-0500-ReachabilityCardinality-14 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA AirplaneLD-COL-0500-ReachabilityCardinality-12 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA AirplaneLD-COL-0500-ReachabilityCardinality-11 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA AirplaneLD-COL-0500-ReachabilityCardinality-10 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA AirplaneLD-COL-0500-ReachabilityCardinality-02 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 20 ms. (steps per millisecond=500 ) properties seen :[0, 0, 0, 0, 0, 0, 0, 0, 0]
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 250 ms. (steps per millisecond=40 ) properties seen :[0, 0, 0, 0, 0, 0, 0, 0, 0]
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=1111 ) properties seen :[0, 0, 0, 0, 0, 0, 0, 0, 0]
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=769 ) properties seen :[0, 0, 0, 0, 0, 0, 0, 0, 0]
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=833 ) properties seen :[0, 0, 0, 0, 0, 0, 0, 0, 0]
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 170 ms. (steps per millisecond=58 ) properties seen :[0, 0, 0, 0, 0, 0, 0, 0, 0]
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 113 ms. (steps per millisecond=88 ) properties seen :[0, 0, 0, 0, 0, 0, 0, 0, 0]
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 182 ms. (steps per millisecond=54 ) properties seen :[0, 0, 0, 0, 0, 0, 0, 0, 0]
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=1250 ) properties seen :[0, 0, 0, 0, 0, 0, 0, 0, 0]
// Phase 1: matrix 4008 rows 2017 cols
[2020-05-14 04:50:54] [INFO ] Computed 3 place invariants in 1032 ms
[2020-05-14 04:50:55] [INFO ] [Real]Absence check using 2 positive place invariants in 52 ms returned sat
[2020-05-14 04:50:55] [INFO ] [Real]Absence check using 2 positive and 1 generalized place invariants in 26 ms returned sat
[2020-05-14 04:50:55] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2020-05-14 04:50:56] [INFO ] [Real]Absence check using state equation in 1021 ms returned unsat
[2020-05-14 04:50:57] [INFO ] [Real]Absence check using 2 positive place invariants in 61 ms returned sat
[2020-05-14 04:50:57] [INFO ] [Real]Absence check using 2 positive and 1 generalized place invariants in 42 ms returned unsat
[2020-05-14 04:50:57] [INFO ] [Real]Absence check using 2 positive place invariants in 39 ms returned unsat
[2020-05-14 04:50:57] [INFO ] [Real]Absence check using 2 positive place invariants in 38 ms returned unsat
[2020-05-14 04:50:58] [INFO ] [Real]Absence check using 2 positive place invariants in 45 ms returned sat
[2020-05-14 04:50:58] [INFO ] [Real]Absence check using 2 positive and 1 generalized place invariants in 22 ms returned sat
[2020-05-14 04:50:58] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2020-05-14 04:50:59] [INFO ] [Real]Absence check using state equation in 841 ms returned unsat
[2020-05-14 04:50:59] [INFO ] [Real]Absence check using 2 positive place invariants in 51 ms returned sat
[2020-05-14 04:50:59] [INFO ] [Real]Absence check using 2 positive and 1 generalized place invariants in 44 ms returned sat
[2020-05-14 04:50:59] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2020-05-14 04:51:04] [INFO ] [Real]Absence check using state equation in 4568 ms returned (error "Solver has unexpectedly terminated")
[2020-05-14 04:51:04] [INFO ] [Real]Absence check using 2 positive place invariants in 38 ms returned sat
[2020-05-14 04:51:04] [INFO ] [Real]Absence check using 2 positive and 1 generalized place invariants in 30 ms returned sat
[2020-05-14 04:51:04] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2020-05-14 04:51:09] [INFO ] SMT solver returned unknown. Retrying;
[2020-05-14 04:51:09] [INFO ] [Real]Absence check using state equation in 4592 ms returned (error "Failed to check-sat")
[2020-05-14 04:51:09] [INFO ] [Real]Absence check using 2 positive place invariants in 30 ms returned sat
[2020-05-14 04:51:09] [INFO ] [Real]Absence check using 2 positive and 1 generalized place invariants in 23 ms returned sat
[2020-05-14 04:51:09] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2020-05-14 04:51:14] [INFO ] SMT solver returned unknown. Retrying;
[2020-05-14 04:51:14] [INFO ] [Real]Absence check using state equation in 4699 ms returned (error "Failed to check-sat")
[2020-05-14 04:51:14] [INFO ] [Real]Absence check using 2 positive place invariants in 35 ms returned unsat
FORMULA AirplaneLD-COL-0500-ReachabilityCardinality-15 FALSE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA AirplaneLD-COL-0500-ReachabilityCardinality-06 TRUE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA AirplaneLD-COL-0500-ReachabilityCardinality-04 FALSE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA AirplaneLD-COL-0500-ReachabilityCardinality-03 FALSE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA AirplaneLD-COL-0500-ReachabilityCardinality-01 FALSE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA AirplaneLD-COL-0500-ReachabilityCardinality-00 TRUE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
Support contains 1502 out of 2017 places. Attempting structural reductions.
Starting structural reductions, iteration 0 : 2017/2017 places, 4008/4008 transitions.
Discarding 2 places :
Also discarding 0 output transitions
Graph (complete) has 5273 edges and 2017 vertex of which 2015 are kept as prefixes of interest. Removing 2 places using SCC suffix rule.36 ms
Symmetric choice reduction at 0 with 499 rule applications. Total rules 500 place count 2015 transition count 4008
Deduced a syphon composed of 499 places in 7 ms
Reduce places removed 499 places and 499 transitions.
Iterating global reduction 0 with 998 rules applied. Total rules applied 1498 place count 1516 transition count 3509
Ensure Unique test removed 499 transitions
Reduce isomorphic transitions removed 499 transitions.
Iterating post reduction 0 with 499 rules applied. Total rules applied 1997 place count 1516 transition count 3010
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 1 with 1 Pre rules applied. Total rules applied 1997 place count 1516 transition count 3009
Deduced a syphon composed of 1 places in 6 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 1 with 2 rules applied. Total rules applied 1999 place count 1515 transition count 3009
Free-agglomeration rule applied 4 times.
Iterating global reduction 1 with 4 rules applied. Total rules applied 2003 place count 1515 transition count 3005
Ensure Unique test removed 1 places
Reduce places removed 5 places and 0 transitions.
Iterating post reduction 1 with 5 rules applied. Total rules applied 2008 place count 1510 transition count 3005
Free-agglomeration rule applied 1 times.
Iterating global reduction 2 with 1 rules applied. Total rules applied 2009 place count 1510 transition count 3004
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 2010 place count 1509 transition count 3004
Free-agglomeration rule (complex) applied 1 times.
Iterating global reduction 3 with 1 rules applied. Total rules applied 2011 place count 1509 transition count 3003
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 2012 place count 1508 transition count 3003
Applied a total of 2012 rules in 503 ms. Remains 1508 /2017 variables (removed 509) and now considering 3003/4008 (removed 1005) transitions.
Finished structural reductions, in 1 iterations. Remains : 1508/2017 places, 3003/4008 transitions.
Interrupted random walk after 471568 steps, including 110905 resets, run timeout after 30001 ms. (steps per millisecond=15 ) properties seen :[0, 0, 0]
Interrupted Best-First random walk after 309160 steps, including 142 resets, run timeout after 5004 ms. (steps per millisecond=61 ) properties seen :[0, 0, 0]
Interrupted Best-First random walk after 463761 steps, including 230 resets, run timeout after 5009 ms. (steps per millisecond=92 ) properties seen :[0, 0, 0]
Interrupted Best-First random walk after 462251 steps, including 229 resets, run timeout after 5002 ms. (steps per millisecond=92 ) properties seen :[0, 0, 0]
Interrupted probabilistic random walk after 789500 steps, run timeout after 30001 ms. (steps per millisecond=26 ) properties seen :[0, 0, 0]
Probabilistic random walk after 789500 steps, saw 376353 distinct states, run finished after 30001 ms. (steps per millisecond=26 ) properties seen :[0, 0, 0]
// Phase 1: matrix 3003 rows 1508 cols
[2020-05-14 04:52:30] [INFO ] Computed 1 place invariants in 78 ms
[2020-05-14 04:52:30] [INFO ] [Real]Absence check using 1 positive place invariants in 22 ms returned sat
[2020-05-14 04:52:30] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2020-05-14 04:52:38] [INFO ] [Real]Absence check using state equation in 7720 ms returned unsat
[2020-05-14 04:52:38] [INFO ] [Real]Absence check using 1 positive place invariants in 34 ms returned sat
[2020-05-14 04:52:38] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2020-05-14 04:52:46] [INFO ] [Real]Absence check using state equation in 7765 ms returned unsat
[2020-05-14 04:52:46] [INFO ] [Real]Absence check using 1 positive place invariants in 35 ms returned sat
[2020-05-14 04:52:46] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2020-05-14 04:52:54] [INFO ] [Real]Absence check using state equation in 7885 ms returned unsat
FORMULA AirplaneLD-COL-0500-ReachabilityCardinality-09 FALSE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA AirplaneLD-COL-0500-ReachabilityCardinality-08 FALSE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA AirplaneLD-COL-0500-ReachabilityCardinality-07 TRUE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
All properties solved without resorting to model-checking.
BK_STOP 1589431975698
--------------------
content from stderr:
+ export BINDIR=/home/mcc/BenchKit/
+ BINDIR=/home/mcc/BenchKit/
++ pwd
+ export MODEL=/home/mcc/execution
+ MODEL=/home/mcc/execution
+ [[ ReachabilityCardinality = StateSpace ]]
+ /home/mcc/BenchKit//runeclipse.sh /home/mcc/execution ReachabilityCardinality -its -ltsminpath /home/mcc/BenchKit//lts_install_dir/ -greatspnpath /home/mcc/BenchKit//greatspn/ -order META -manyOrder -smt -timeout 3600
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ /home/mcc/BenchKit//itstools/its-tools -data /home/mcc/execution/workspace -pnfolder /home/mcc/execution -examination ReachabilityCardinality -z3path /home/mcc/BenchKit//z3/bin/z3 -yices2path /home/mcc/BenchKit//yices/bin/yices -its -ltsminpath /home/mcc/BenchKit//lts_install_dir/ -greatspnpath /home/mcc/BenchKit//greatspn/ -order META -manyOrder -smt -timeout 3600 -vmargs -Dosgi.locking=none -Declipse.stateSaveDelayInterval=-1 -Dosgi.configuration.area=/tmp/.eclipse -Xss128m -Xms40m -Xmx16000m -Dfile.encoding=UTF-8 -Dosgi.requiredJavaVersion=1.6
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="AirplaneLD-COL-0500"
export BK_EXAMINATION="ReachabilityCardinality"
export BK_TOOL="itstools"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-4028"
echo " Executing tool itstools"
echo " Input is AirplaneLD-COL-0500, examination is ReachabilityCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r006-smll-158897515700215"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/AirplaneLD-COL-0500.tgz
mv AirplaneLD-COL-0500 execution
cd execution
if [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "UpperBounds" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] || [ "ReachabilityCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "ReachabilityCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "ReachabilityCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "ReachabilityCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property ReachabilityCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "ReachabilityCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME ReachabilityCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;