About the Execution of ITS-Tools for ResAllocation-PT-R003C100
Execution Summary | |||||
Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
0.000 | 3600000.00 | 0.00 | 0.00 | FF?TT?FFT?TFT?FT | normal |
Execution Chart
Sorry, for this execution, no execution chart could be reported.
Trace from the execution
Formatting '/local/x2003239/mcc2020-input.r193-csrt-159033389200689.qcow2', fmt=qcow2 size=4294967296 backing_file=/local/x2003239/mcc2020-input.qcow2 encryption=off cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-4028
Executing tool itstools
Input is ResAllocation-PT-R003C100, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r193-csrt-159033389200689
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 900K
-rw-r--r-- 1 mcc users 3.7K May 14 00:25 CTLCardinality.txt
-rw-r--r-- 1 mcc users 19K May 14 00:25 CTLCardinality.xml
-rw-r--r-- 1 mcc users 2.8K May 13 17:35 CTLFireability.txt
-rw-r--r-- 1 mcc users 18K May 13 17:35 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.0K May 12 20:53 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.3K May 12 20:53 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.5K May 14 10:00 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K May 14 10:00 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K May 14 10:00 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K May 14 10:00 LTLFireability.xml
-rw-r--r-- 1 mcc users 3.6K May 13 13:05 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 17K May 13 13:05 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 3.0K May 13 07:34 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 17K May 13 07:34 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.8K May 13 16:53 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K May 13 16:53 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 12 20:53 equiv_col
-rw-r--r-- 1 mcc users 9 May 12 20:53 instance
-rw-r--r-- 1 mcc users 6 May 12 20:53 iscolored
-rw-r--r-- 1 mcc users 721K May 12 20:53 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME ResAllocation-PT-R003C100-00
FORMULA_NAME ResAllocation-PT-R003C100-01
FORMULA_NAME ResAllocation-PT-R003C100-02
FORMULA_NAME ResAllocation-PT-R003C100-03
FORMULA_NAME ResAllocation-PT-R003C100-04
FORMULA_NAME ResAllocation-PT-R003C100-05
FORMULA_NAME ResAllocation-PT-R003C100-06
FORMULA_NAME ResAllocation-PT-R003C100-07
FORMULA_NAME ResAllocation-PT-R003C100-08
FORMULA_NAME ResAllocation-PT-R003C100-09
FORMULA_NAME ResAllocation-PT-R003C100-10
FORMULA_NAME ResAllocation-PT-R003C100-11
FORMULA_NAME ResAllocation-PT-R003C100-12
FORMULA_NAME ResAllocation-PT-R003C100-13
FORMULA_NAME ResAllocation-PT-R003C100-14
FORMULA_NAME ResAllocation-PT-R003C100-15
=== Now, execution of the tool begins
BK_START 1590540165374
[2020-05-27 00:42:47] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, LTLCardinality, -z3path, /home/mcc/BenchKit//z3/bin/z3, -yices2path, /home/mcc/BenchKit//yices/bin/yices, -its, -ltsminpath, /home/mcc/BenchKit//lts_install_dir/, -greatspnpath, /home/mcc/BenchKit//greatspn/, -order, META, -manyOrder, -smt, -timeout, 3600]
[2020-05-27 00:42:47] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2020-05-27 00:42:47] [INFO ] Load time of PNML (sax parser for PT used): 164 ms
[2020-05-27 00:42:47] [INFO ] Transformed 600 places.
[2020-05-27 00:42:47] [INFO ] Transformed 400 transitions.
[2020-05-27 00:42:47] [INFO ] Parsed PT model containing 600 places and 400 transitions in 223 ms.
Parsed 16 properties from file /home/mcc/execution/LTLCardinality.xml in 22 ms.
Working with output stream class java.io.PrintStream
Incomplete random walk after 100000 steps, including 481 resets, run finished after 1501 ms. (steps per millisecond=66 ) properties seen :[1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 1, 0, 1, 0, 1, 1, 1, 1, 1, 1, 1, 1]
// Phase 1: matrix 400 rows 600 cols
[2020-05-27 00:42:49] [INFO ] Computed 300 place invariants in 32 ms
[2020-05-27 00:42:49] [INFO ] [Real]Absence check using 300 positive place invariants in 36 ms returned unsat
[2020-05-27 00:42:49] [INFO ] [Real]Absence check using 300 positive place invariants in 39 ms returned unsat
[2020-05-27 00:42:50] [INFO ] [Real]Absence check using 300 positive place invariants in 108 ms returned unsat
[2020-05-27 00:42:50] [INFO ] [Real]Absence check using 300 positive place invariants in 50 ms returned unsat
[2020-05-27 00:42:50] [INFO ] [Real]Absence check using 300 positive place invariants in 67 ms returned unsat
[2020-05-27 00:42:50] [INFO ] [Real]Absence check using 300 positive place invariants in 50 ms returned unsat
[2020-05-27 00:42:50] [INFO ] [Real]Absence check using 300 positive place invariants in 39 ms returned unsat
[2020-05-27 00:42:50] [INFO ] [Real]Absence check using 300 positive place invariants in 95 ms returned unsat
[2020-05-27 00:42:51] [INFO ] [Real]Absence check using 300 positive place invariants in 69 ms returned unsat
[2020-05-27 00:42:51] [INFO ] [Real]Absence check using 300 positive place invariants in 7 ms returned unsat
[2020-05-27 00:42:51] [INFO ] [Real]Absence check using 300 positive place invariants in 6 ms returned unsat
[2020-05-27 00:42:51] [INFO ] [Real]Absence check using 300 positive place invariants in 7 ms returned unsat
[2020-05-27 00:42:51] [INFO ] [Real]Absence check using 300 positive place invariants in 98 ms returned unsat
[2020-05-27 00:42:51] [INFO ] [Real]Absence check using 300 positive place invariants in 76 ms returned unsat
[2020-05-27 00:42:51] [INFO ] [Real]Absence check using 300 positive place invariants in 105 ms returned unsat
[2020-05-27 00:42:52] [INFO ] [Real]Absence check using 300 positive place invariants in 72 ms returned unsat
[2020-05-27 00:42:52] [INFO ] [Real]Absence check using 300 positive place invariants in 33 ms returned unsat
Successfully simplified 17 atomic propositions for a total of 18 simplifications.
[2020-05-27 00:42:52] [INFO ] Initial state reduction rules for CTL removed 12 formulas.
[2020-05-27 00:42:52] [INFO ] Flatten gal took : 128 ms
FORMULA ResAllocation-PT-R003C100-15 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA ResAllocation-PT-R003C100-14 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA ResAllocation-PT-R003C100-12 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA ResAllocation-PT-R003C100-11 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA ResAllocation-PT-R003C100-10 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA ResAllocation-PT-R003C100-08 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA ResAllocation-PT-R003C100-07 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA ResAllocation-PT-R003C100-06 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA ResAllocation-PT-R003C100-04 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA ResAllocation-PT-R003C100-03 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA ResAllocation-PT-R003C100-01 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA ResAllocation-PT-R003C100-00 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2020-05-27 00:42:52] [INFO ] Flatten gal took : 42 ms
Using solver Z3 to compute partial order matrices.
Built C files in :
/home/mcc/execution
[2020-05-27 00:42:52] [INFO ] Applying decomposition
[2020-05-27 00:42:52] [INFO ] Flatten gal took : 98 ms
[2020-05-27 00:42:53] [INFO ] Input system was already deterministic with 400 transitions.
Converted graph to binary with : CommandLine [args=[/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.louvain.binaries_1.0.0.202005100927/bin/convert-linux64, -i, /tmp/graph2995578464827613336.txt, -o, /tmp/graph2995578464827613336.bin, -w, /tmp/graph2995578464827613336.weights], workingDir=null]
Built communities with : CommandLine [args=[/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.louvain.binaries_1.0.0.202005100927/bin/louvain-linux64, /tmp/graph2995578464827613336.bin, -l, -1, -v, -w, /tmp/graph2995578464827613336.weights, -q, 0, -e, 0.001], workingDir=null]
Presburger conditions satisfied. Using coverability to approximate state space in K-Induction.
[2020-05-27 00:42:53] [INFO ] Decomposing Gal with order
// Phase 1: matrix 400 rows 600 cols
[2020-05-27 00:42:53] [INFO ] Computed 300 place invariants in 23 ms
inv : p_8_1 + r_8_1 + p_9_1 = 1
inv : p_52_0 + r_52_0 + p_53_0 = 1
inv : p_58_0 + r_58_0 + p_59_0 = 1
inv : p_46_0 + r_46_0 + p_47_0 = 1
inv : p_20_1 + r_20_1 + p_21_1 = 1
inv : p_40_0 + r_40_0 + p_41_0 = 1
inv : p_70_0 + r_70_0 + p_71_0 = 1
inv : p_89_2 + r_89_2 + p_90_2 = 1
inv : p_28_0 + r_28_0 + p_29_0 = 1
inv : p_38_1 + r_38_1 + p_39_1 = 1
inv : p_77_2 + r_77_2 + p_78_2 = 1
inv : p_88_0 + r_88_0 + p_89_0 = 1
inv : p_64_0 + r_64_0 + p_65_0 = 1
inv : p_44_1 + r_44_1 + p_45_1 = 1
inv : p_83_2 + r_83_2 + p_84_2 = 1
inv : p_14_1 + r_14_1 + p_15_1 = 1
inv : p_34_0 + r_34_0 + p_35_0 = 1
inv : p_53_2 + r_53_2 + p_54_2 = 1
inv : p_4_0 + r_4_0 + p_5_0 = 1
inv : p_56_1 + r_56_1 + p_57_1 = 1
inv : p_12_2 + r_12_2 + p_13_2 = 1
inv : p_10_0 + r_10_0 + p_11_0 = 1
inv : p_91_1 + r_91_1 + p_92_1 = 1
inv : p_0_2 + r_0_2 + p_1_2 = 1
inv : p_30_2 + r_30_2 + p_31_2 = 1
inv : p_35_2 + r_35_2 + p_36_2 = 1
inv : p_79_1 + r_79_1 + p_80_1 = 1
inv : p_82_0 + r_82_0 + p_83_0 = 1
inv : p_47_2 + r_47_2 + p_48_2 = 1
inv : p_99_1 + r_99_1 = 1
inv : p_86_1 + r_86_1 + p_87_1 = 1
inv : p_26_1 + r_26_1 + p_27_1 = 1
inv : p_65_2 + r_65_2 + p_66_2 = 1
inv : p_17_2 + r_17_2 + p_18_2 = 1
inv : p_22_0 + r_22_0 + p_23_0 = 1
inv : p_61_1 + r_61_1 + p_62_1 = 1
inv : p_95_2 + r_95_2 + p_96_2 = 1
inv : p_17_0 + r_17_0 + p_18_0 = 1
inv : p_37_1 + r_37_1 + p_38_1 = 1
inv : p_43_1 + r_43_1 + p_44_1 = 1
inv : p_92_1 + r_92_1 + p_93_1 = 1
inv : p_75_0 + r_75_0 + p_76_0 = 1
inv : p_54_2 + r_54_2 + p_55_2 = 1
inv : p_35_0 + r_35_0 + p_36_0 = 1
inv : p_11_0 + r_11_0 + p_12_0 = 1
inv : p_87_0 + r_87_0 + p_88_0 = 1
inv : p_84_2 + r_84_2 + p_85_2 = 1
inv : p_13_1 + r_13_1 + p_14_1 = 1
inv : p_29_2 + r_29_2 + p_30_2 = 1
inv : p_23_2 + r_23_2 + p_24_2 = 1
inv : p_68_1 + r_68_1 + p_69_1 = 1
inv : p_48_2 + r_48_2 + p_49_2 = 1
inv : p_24_2 + r_24_2 + p_25_2 = 1
inv : p_5_0 + r_5_0 + p_6_0 = 1
inv : p_78_2 + r_78_2 + p_79_2 = 1
inv : p_88_2 + r_88_2 + p_89_2 = 1
inv : p_98_1 + r_98_1 + p_99_1 = 1
inv : p_73_1 + r_73_1 + p_74_1 = 1
inv : p_97_1 + r_97_1 + p_98_1 = 1
inv : p_18_2 + r_18_2 + p_19_2 = 1
inv : p_27_1 + r_27_1 + p_28_1 = 1
inv : p_16_0 + r_16_0 + p_17_0 = 1
inv : p_64_2 + r_64_2 + p_65_2 = 1
inv : p_21_0 + r_21_0 + p_22_0 = 1
inv : p_94_2 + r_94_2 + p_95_2 = 1
inv : p_59_2 + r_59_2 + p_60_2 = 1
inv : p_62_1 + r_62_1 + p_63_1 = 1
inv : p_99_0 + r_99_0 = 1
inv : p_67_1 + r_67_1 + p_68_1 = 1
inv : p_76_0 + r_76_0 + p_77_0 = 1
inv : p_32_1 + r_32_1 + p_33_1 = 1
inv : p_41_0 + r_41_0 + p_42_0 = 1
inv : p_7_1 + r_7_1 + p_8_1 = 1
inv : p_51_0 + r_51_0 + p_52_0 = 1
inv : p_2_1 + r_2_1 + p_3_1 = 1
inv : p_71_0 + r_71_0 + p_72_0 = 1
inv : p_81_0 + r_81_0 + p_82_0 = 1
inv : p_72_1 + r_72_1 + p_73_1 = 1
inv : p_75_1 + r_75_1 + p_76_1 = 1
inv : p_60_1 + r_60_1 + p_61_1 = 1
inv : p_40_2 + r_40_2 + p_41_2 = 1
inv : p_22_2 + r_22_2 + p_23_2 = 1
inv : p_87_1 + r_87_1 + p_88_1 = 1
inv : p_3_0 + r_3_0 + p_4_0 = 1
inv : p_6_0 + r_6_0 + p_7_0 = 1
inv : p_37_2 + r_37_2 + p_38_2 = 1
inv : p_25_2 + r_25_2 + p_26_2 = 1
inv : p_57_1 + r_57_1 + p_58_1 = 1
inv : p_10_2 + r_10_2 + p_11_2 = 1
inv : p_48_1 + r_48_1 + p_49_1 = 1
inv : p_52_2 + r_52_2 + p_53_2 = 1
inv : p_15_0 + r_15_0 + p_16_0 = 1
inv : p_0_0 + r_0_0 + p_1_0 = 1
inv : p_99_2 + r_99_2 = 1
inv : p_83_0 + r_83_0 + p_84_0 = 1
inv : p_63_1 + r_63_1 + p_64_1 = 1
inv : p_98_0 + r_98_0 + p_99_0 = 1
inv : p_78_1 + r_78_1 + p_79_1 = 1
inv : p_93_1 + r_93_1 + p_94_1 = 1
inv : p_30_0 + r_30_0 + p_31_0 = 1
inv : p_33_1 + r_33_1 + p_34_1 = 1
inv : p_82_2 + r_82_2 + p_83_2 = 1
inv : p_80_0 + r_80_0 + p_81_0 = 1
inv : p_45_0 + r_45_0 + p_46_0 = 1
inv : p_67_2 + r_67_2 + p_68_2 = 1
inv : p_18_1 + r_18_1 + p_19_1 = 1
inv : p_50_0 + r_50_0 + p_51_0 = 1
inv : p_3_1 + r_3_1 + p_4_1 = 1
inv : p_65_0 + r_65_0 + p_66_0 = 1
inv : p_60_0 + r_60_0 + p_61_0 = 1
inv : p_95_0 + r_95_0 + p_96_0 = 1
inv : p_55_2 + r_55_2 + p_56_2 = 1
inv : p_7_2 + r_7_2 + p_8_2 = 1
inv : p_70_2 + r_70_2 + p_71_2 = 1
inv : p_75_2 + r_75_2 + p_76_2 = 1
inv : p_85_2 + r_85_2 + p_86_2 = 1
inv : p_90_2 + r_90_2 + p_91_2 = 1
inv : p_40_1 + r_40_1 + p_41_1 = 1
inv : p_60_2 + r_60_2 + p_61_2 = 1
inv : p_78_0 + r_78_0 + p_79_0 = 1
inv : p_2_2 + r_2_2 + p_3_2 = 1
inv : p_8_0 + r_8_0 + p_9_0 = 1
inv : p_72_2 + r_72_2 + p_73_2 = 1
inv : p_55_1 + r_55_1 + p_56_1 = 1
inv : p_38_0 + r_38_0 + p_39_0 = 1
inv : p_57_2 + r_57_2 + p_58_2 = 1
inv : p_5_2 + r_5_2 + p_6_2 = 1
inv : p_25_1 + r_25_1 + p_26_1 = 1
inv : p_42_2 + r_42_2 + p_43_2 = 1
inv : p_23_0 + r_23_0 + p_24_0 = 1
inv : p_0_1 + r_0_1 + p_1_1 = 1
inv : p_10_1 + r_10_1 + p_11_1 = 1
inv : p_97_2 + r_97_2 + p_98_2 = 1
inv : p_63_0 + r_63_0 + p_64_0 = 1
inv : p_87_2 + r_87_2 + p_88_2 = 1
inv : p_93_0 + r_93_0 + p_94_0 = 1
inv : p_68_0 + r_68_0 + p_69_0 = 1
inv : p_33_0 + r_33_0 + p_34_0 = 1
inv : p_65_1 + r_65_1 + p_66_1 = 1
inv : p_85_1 + r_85_1 + p_86_1 = 1
inv : p_48_0 + r_48_0 + p_49_0 = 1
inv : p_13_0 + r_13_0 + p_14_0 = 1
inv : p_15_1 + r_15_1 + p_16_1 = 1
inv : p_53_0 + r_53_0 + p_54_0 = 1
inv : p_18_0 + r_18_0 + p_19_0 = 1
inv : p_30_1 + r_30_1 + p_31_1 = 1
inv : p_50_1 + r_50_1 + p_51_1 = 1
inv : p_45_1 + r_45_1 + p_46_1 = 1
inv : p_35_1 + r_35_1 + p_36_1 = 1
inv : p_80_1 + r_80_1 + p_81_1 = 1
inv : p_70_1 + r_70_1 + p_71_1 = 1
inv : p_90_1 + r_90_1 + p_91_1 = 1
inv : p_95_1 + r_95_1 + p_96_1 = 1
inv : p_5_1 + r_5_1 + p_6_1 = 1
inv : p_11_1 + r_11_1 + p_12_1 = 1
inv : p_17_1 + r_17_1 + p_18_1 = 1
inv : p_92_2 + r_92_2 + p_93_2 = 1
inv : p_98_2 + r_98_2 + p_99_2 = 1
inv : p_23_1 + r_23_1 + p_24_1 = 1
inv : p_67_0 + r_67_0 + p_68_0 = 1
inv : p_86_2 + r_86_2 + p_87_2 = 1
inv : p_43_0 + r_43_0 + p_44_0 = 1
inv : p_55_0 + r_55_0 + p_56_0 = 1
inv : p_74_2 + r_74_2 + p_75_2 = 1
inv : p_68_2 + r_68_2 + p_69_2 = 1
inv : p_25_0 + r_25_0 + p_26_0 = 1
inv : p_73_0 + r_73_0 + p_74_0 = 1
inv : p_79_0 + r_79_0 + p_80_0 = 1
inv : p_19_0 + r_19_0 + p_20_0 = 1
inv : p_9_2 + r_9_2 + p_10_2 = 1
inv : p_29_1 + r_29_1 + p_30_1 = 1
inv : p_49_0 + r_49_0 + p_50_0 = 1
inv : p_53_1 + r_53_1 + p_54_1 = 1
inv : p_50_2 + r_50_2 + p_51_2 = 1
inv : p_59_1 + r_59_1 + p_60_1 = 1
inv : p_32_2 + r_32_2 + p_33_2 = 1
inv : p_85_0 + r_85_0 + p_86_0 = 1
inv : p_62_2 + r_62_2 + p_63_2 = 1
inv : p_27_2 + r_27_2 + p_28_2 = 1
inv : p_94_1 + r_94_1 + p_95_1 = 1
inv : p_97_0 + r_97_0 + p_98_0 = 1
inv : p_15_2 + r_15_2 + p_16_2 = 1
inv : p_20_2 + r_20_2 + p_21_2 = 1
inv : p_45_2 + r_45_2 + p_46_2 = 1
inv : p_76_1 + r_76_1 + p_77_1 = 1
inv : p_37_0 + r_37_0 + p_38_0 = 1
inv : p_80_2 + r_80_2 + p_81_2 = 1
inv : p_71_1 + r_71_1 + p_72_1 = 1
inv : p_2_0 + r_2_0 + p_3_0 = 1
inv : p_46_1 + r_46_1 + p_47_1 = 1
inv : p_41_1 + r_41_1 + p_42_1 = 1
inv : p_7_0 + r_7_0 + p_8_0 = 1
inv : p_20_0 + r_20_0 + p_21_0 = 1
inv : p_90_0 + r_90_0 + p_91_0 = 1
inv : p_26_0 + r_26_0 + p_27_0 = 1
inv : p_72_0 + r_72_0 + p_73_0 = 1
inv : p_28_1 + r_28_1 + p_29_1 = 1
inv : p_52_1 + r_52_1 + p_53_1 = 1
inv : p_8_2 + r_8_2 + p_9_2 = 1
inv : p_69_2 + r_69_2 + p_70_2 = 1
inv : p_58_1 + r_58_1 + p_59_1 = 1
inv : p_33_2 + r_33_2 + p_34_2 = 1
inv : p_93_2 + r_93_2 + p_94_2 = 1
inv : p_39_2 + r_39_2 + p_40_2 = 1
inv : p_38_2 + r_38_2 + p_39_2 = 1
inv : p_14_2 + r_14_2 + p_15_2 = 1
inv : p_63_2 + r_63_2 + p_64_2 = 1
inv : p_83_1 + r_83_1 + p_84_1 = 1
inv : p_36_0 + r_36_0 + p_37_0 = 1
inv : p_88_1 + r_88_1 + p_89_1 = 1
inv : p_44_2 + r_44_2 + p_45_2 = 1
inv : p_1_0 + r_1_0 + p_2_0 = 1
inv : p_3_2 + r_3_2 + p_4_2 = 1
inv : p_47_1 + r_47_1 + p_48_1 = 1
inv : p_82_1 + r_82_1 + p_83_1 = 1
inv : p_77_1 + r_77_1 + p_78_1 = 1
inv : p_79_2 + r_79_2 + p_80_2 = 1
inv : p_22_1 + r_22_1 + p_23_1 = 1
inv : p_42_1 + r_42_1 + p_43_1 = 1
inv : p_31_0 + r_31_0 + p_32_0 = 1
inv : p_12_1 + r_12_1 + p_13_1 = 1
inv : p_96_0 + r_96_0 + p_97_0 = 1
inv : p_56_0 + r_56_0 + p_57_0 = 1
inv : p_91_0 + r_91_0 + p_92_0 = 1
inv : p_61_0 + r_61_0 + p_62_0 = 1
inv : p_86_0 + r_86_0 + p_87_0 = 1
inv : p_66_0 + r_66_0 + p_67_0 = 1
inv : p_28_2 + r_28_2 + p_29_2 = 1
inv : p_69_1 + r_69_1 + p_70_1 = 1
inv : p_81_1 + r_81_1 + p_82_1 = 1
inv : p_34_2 + r_34_2 + p_35_2 = 1
inv : p_84_1 + r_84_1 + p_85_1 = 1
inv : p_92_0 + r_92_0 + p_93_0 = 1
inv : p_4_2 + r_4_2 + p_5_2 = 1
[2020-05-27 00:42:53] [INFO ] Rewriting arrays to variables to allow decomposition.
inv : p_9_0 + r_9_0 + p_10_0 = 1
inv : p_54_1 + r_54_1 + p_55_1 = 1
inv : p_49_2 + r_49_2 + p_50_2 = 1
inv : p_13_2 + r_13_2 + p_14_2 = 1
inv : p_89_0 + r_89_0 + p_90_0 = 1
inv : p_24_0 + r_24_0 + p_25_0 = 1
inv : p_43_2 + r_43_2 + p_44_2 = 1
inv : p_19_2 + r_19_2 + p_20_2 = 1
inv : p_39_1 + r_39_1 + p_40_1 = 1
inv : p_73_2 + r_73_2 + p_74_2 = 1
inv : p_58_2 + r_58_2 + p_59_2 = 1
inv : p_24_1 + r_24_1 + p_25_1 = 1
inv : p_21_1 + r_21_1 + p_22_1 = 1
inv : p_62_0 + r_62_0 + p_63_0 = 1
inv : p_42_0 + r_42_0 + p_43_0 = 1
inv : p_1_1 + r_1_1 + p_2_1 = 1
inv : p_77_0 + r_77_0 + p_78_0 = 1
inv : p_16_1 + r_16_1 + p_17_1 = 1
inv : p_12_0 + r_12_0 + p_13_0 = 1
inv : p_96_1 + r_96_1 + p_97_1 = 1
inv : p_6_1 + r_6_1 + p_7_1 = 1
inv : p_57_0 + r_57_0 + p_58_0 = 1
inv : p_47_0 + r_47_0 + p_48_0 = 1
inv : p_32_0 + r_32_0 + p_33_0 = 1
inv : p_36_1 + r_36_1 + p_37_1 = 1
inv : p_27_0 + r_27_0 + p_28_0 = 1
inv : p_31_1 + r_31_1 + p_32_1 = 1
inv : p_66_1 + r_66_1 + p_67_1 = 1
inv : p_51_1 + r_51_1 + p_52_1 = 1
inv : p_84_0 + r_84_0 + p_85_0 = 1
inv : p_14_0 + r_14_0 + p_15_0 = 1
inv : p_49_1 + r_49_1 + p_50_1 = 1
inv : p_66_2 + r_66_2 + p_67_2 = 1
inv : p_89_1 + r_89_1 + p_90_1 = 1
inv : p_44_0 + r_44_0 + p_45_0 = 1
inv : p_64_1 + r_64_1 + p_65_1 = 1
inv : p_74_1 + r_74_1 + p_75_1 = 1
inv : p_4_1 + r_4_1 + p_5_1 = 1
inv : p_29_0 + r_29_0 + p_30_0 = 1
inv : p_59_0 + r_59_0 + p_60_0 = 1
inv : p_69_0 + r_69_0 + p_70_0 = 1
inv : p_54_0 + r_54_0 + p_55_0 = 1
inv : p_34_1 + r_34_1 + p_35_1 = 1
inv : p_9_1 + r_9_1 + p_10_1 = 1
inv : p_19_1 + r_19_1 + p_20_1 = 1
inv : p_39_0 + r_39_0 + p_40_0 = 1
inv : p_94_0 + r_94_0 + p_95_0 = 1
inv : p_74_0 + r_74_0 + p_75_0 = 1
inv : p_76_2 + r_76_2 + p_77_2 = 1
inv : p_96_2 + r_96_2 + p_97_2 = 1
inv : p_91_2 + r_91_2 + p_92_2 = 1
inv : p_36_2 + r_36_2 + p_37_2 = 1
inv : p_61_2 + r_61_2 + p_62_2 = 1
inv : p_1_2 + r_1_2 + p_2_2 = 1
inv : p_81_2 + r_81_2 + p_82_2 = 1
inv : p_71_2 + r_71_2 + p_72_2 = 1
inv : p_56_2 + r_56_2 + p_57_2 = 1
inv : p_16_2 + r_16_2 + p_17_2 = 1
inv : p_46_2 + r_46_2 + p_47_2 = 1
inv : p_51_2 + r_51_2 + p_52_2 = 1
inv : p_6_2 + r_6_2 + p_7_2 = 1
inv : p_11_2 + r_11_2 + p_12_2 = 1
inv : p_41_2 + r_41_2 + p_42_2 = 1
inv : p_21_2 + r_21_2 + p_22_2 = 1
inv : p_26_2 + r_26_2 + p_27_2 = 1
inv : p_31_2 + r_31_2 + p_32_2 = 1
Total of 300 invariants.
[2020-05-27 00:42:53] [INFO ] Computed 300 place invariants in 52 ms
[2020-05-27 00:42:53] [INFO ] Removed a total of 6 redundant transitions.
[2020-05-27 00:42:53] [INFO ] Flatten gal took : 308 ms
[2020-05-27 00:42:54] [INFO ] Fuse similar labels procedure discarded/fused a total of 0 labels/synchronizations in 21 ms.
[2020-05-27 00:42:54] [INFO ] Time to serialize gal into /home/mcc/execution/LTLCardinality.pnml.gal : 15 ms
[2020-05-27 00:42:54] [INFO ] Time to serialize properties into /home/mcc/execution/LTLCardinality.ltl : 0 ms
Invoking ITS tools like this :CommandLine [args=[/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202005100927/bin/its-ltl-linux64, --gc-threshold, 2000000, -i, /home/mcc/execution/LTLCardinality.pnml.gal, -t, CGAL, -LTL, /home/mcc/execution/LTLCardinality.ltl, -c, -stutter-deadlock, --gen-order, FOLLOW], workingDir=/home/mcc/execution]
its-ltl command run as :
/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202005100927/bin/its-ltl-linux64 --gc-threshold 2000000 -i /home/mcc/execution/LTLCardinality.pnml.gal -t CGAL -LTL /home/mcc/execution/LTLCardinality.ltl -c -stutter-deadlock --gen-order FOLLOW
Read 4 LTL properties
Checking formula 0 : !((G(F(X(F(("(gi1.gi1.gi2.gi1.gi0.gu124.p_47_2<1)")&&(!(F("((gu125.p_48_1>gu125.r_43_0)&&(gi1.gi2.gi1.gi1.gi0.gu177.r_70_0<2))")))))))))
Formula 0 simplified : !GFXF("(gi1.gi1.gi2.gi1.gi0.gu124.p_47_2<1)" & !F"((gu125.p_48_1>gu125.r_43_0)&&(gi1.gi2.gi1.gi1.gi0.gu177.r_70_0<2))")
[2020-05-27 00:42:54] [INFO ] Proved 600 variables to be positive in 1502 ms
[2020-05-27 00:42:54] [INFO ] Computing symmetric may disable matrix : 400 transitions.
[2020-05-27 00:42:54] [INFO ] Computation of disable matrix completed :0/400 took 0 ms. Total solver calls (SAT/UNSAT): 0(0/0)
[2020-05-27 00:42:55] [INFO ] Computation of Complete disable matrix. took 74 ms. Total solver calls (SAT/UNSAT): 0(0/0)
[2020-05-27 00:42:55] [INFO ] Computing symmetric may enable matrix : 400 transitions.
[2020-05-27 00:42:55] [INFO ] Computation of Complete enable matrix. took 14 ms. Total solver calls (SAT/UNSAT): 0(0/0)
[2020-05-27 00:42:55] [INFO ] Computing symmetric co enabling matrix : 400 transitions.
[2020-05-27 00:42:58] [INFO ] Computation of co-enabling matrix(84/400) took 2727 ms. Total solver calls (SAT/UNSAT): 276(63/213)
[2020-05-27 00:43:01] [INFO ] Computation of co-enabling matrix(149/400) took 5807 ms. Total solver calls (SAT/UNSAT): 488(112/376)
[2020-05-27 00:43:04] [INFO ] Computation of co-enabling matrix(211/400) took 8870 ms. Total solver calls (SAT/UNSAT): 689(159/530)
[2020-05-27 00:43:07] [INFO ] Computation of co-enabling matrix(314/400) took 11893 ms. Total solver calls (SAT/UNSAT): 1025(237/788)
[2020-05-27 00:43:09] [INFO ] Computation of Finished co-enabling matrix. took 14434 ms. Total solver calls (SAT/UNSAT): 1290(297/993)
[2020-05-27 00:43:09] [INFO ] Computing Do-Not-Accords matrix : 400 transitions.
[2020-05-27 00:43:09] [INFO ] Computation of Completed DNA matrix. took 54 ms. Total solver calls (SAT/UNSAT): 0(0/0)
[2020-05-27 00:43:10] [INFO ] Built C files in 17179ms conformant to PINS in folder :/home/mcc/execution
Running compilation step : CommandLine [args=[gcc, -c, -I/home/mcc/BenchKit//lts_install_dir//include, -I., -std=c99, -fPIC, -O2, model.c], workingDir=/home/mcc/execution]
Compilation finished in 6987 ms.
Running link step : CommandLine [args=[gcc, -shared, -o, gal.so, model.o], workingDir=/home/mcc/execution]
Link finished in 126 ms.
Running LTSmin : CommandLine [args=[/home/mcc/BenchKit//lts_install_dir//bin/pins2lts-mc, ./gal.so, --threads=8, --when, --ltl, [](<>(X(<>(( (LTLAP0==true) ) && ( !( <>((LTLAP1==true))) ))))), --buchi-type=spotba], workingDir=/home/mcc/execution]
/home/mcc/BenchKit//lts_install_dir//bin/pins2lts-mc: error while loading shared libraries: libltdl.so.7: cannot open shared object file: No such file or directory
WARNING : LTS min runner thread failed on error :java.lang.RuntimeException: Unexpected exception when executing ltsmin :CommandLine [args=[/home/mcc/BenchKit//lts_install_dir//bin/pins2lts-mc, ./gal.so, --threads=8, --when, --ltl, [](<>(X(<>(( (LTLAP0==true) ) && ( !( <>((LTLAP1==true))) ))))), --buchi-type=spotba], workingDir=/home/mcc/execution]
127
java.lang.RuntimeException: Unexpected exception when executing ltsmin :CommandLine [args=[/home/mcc/BenchKit//lts_install_dir//bin/pins2lts-mc, ./gal.so, --threads=8, --when, --ltl, [](<>(X(<>(( (LTLAP0==true) ) && ( !( <>((LTLAP1==true))) ))))), --buchi-type=spotba], workingDir=/home/mcc/execution]
127
at fr.lip6.move.gal.application.LTSminRunner.checkProperty(LTSminRunner.java:170)
at fr.lip6.move.gal.application.LTSminRunner.access$10(LTSminRunner.java:124)
at fr.lip6.move.gal.application.LTSminRunner$1.run(LTSminRunner.java:93)
at java.base/java.lang.Thread.run(Thread.java:834)
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="ResAllocation-PT-R003C100"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="itstools"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-4028"
echo " Executing tool itstools"
echo " Input is ResAllocation-PT-R003C100, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r193-csrt-159033389200689"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/ResAllocation-PT-R003C100.tgz
mv ResAllocation-PT-R003C100 execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;