fond
Model Checking Contest 2020
10th edition, Paris, France, June 23, 2020
Execution of r180-ebro-158987900100371
Last Updated
Jun 28, 2020

About the Execution of ITS-LoLa for DLCflexbar-PT-4a

Execution Summary
Max Memory
Used (MB)
Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
15743.500 3600000.00 3647608.00 1774.00 FTTTFFTFFTFFT?TT normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/mnt/tpsp/fkordon/mcc2020-input.r180-ebro-158987900100371.qcow2', fmt=qcow2 size=4294967296 backing_file='/mnt/tpsp/fkordon/mcc2020-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
...................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-4028
Executing tool itslola
Input is DLCflexbar-PT-4a, examination is CTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r180-ebro-158987900100371
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.9M
-rw-r--r-- 1 mcc users 3.1K Mar 30 03:54 CTLCardinality.txt
-rw-r--r-- 1 mcc users 17K Mar 30 03:54 CTLCardinality.xml
-rw-r--r-- 1 mcc users 2.4K Mar 28 18:09 CTLFireability.txt
-rw-r--r-- 1 mcc users 16K Mar 28 18:09 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.0K Mar 24 05:37 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.0K Mar 24 05:37 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.8K Apr 8 14:50 LTLCardinality.txt
-rw-r--r-- 1 mcc users 29K Apr 28 14:00 LTLCardinality.xml
-rw-r--r-- 1 mcc users 1.9K Apr 8 14:50 LTLFireability.txt
-rw-r--r-- 1 mcc users 15K Apr 28 14:00 LTLFireability.xml
-rw-r--r-- 1 mcc users 3.7K Mar 27 10:58 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 19K Mar 27 10:58 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 2.4K Mar 26 09:25 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 13K Mar 26 09:25 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Mar 28 14:49 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Mar 28 14:49 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 24 05:37 equiv_col
-rw-r--r-- 1 mcc users 3 Mar 24 05:37 instance
-rw-r--r-- 1 mcc users 6 Mar 24 05:37 iscolored
-rw-r--r-- 1 mcc users 1.7M Mar 24 05:37 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME DLCflexbar-PT-4a-CTLCardinality-00
FORMULA_NAME DLCflexbar-PT-4a-CTLCardinality-01
FORMULA_NAME DLCflexbar-PT-4a-CTLCardinality-02
FORMULA_NAME DLCflexbar-PT-4a-CTLCardinality-03
FORMULA_NAME DLCflexbar-PT-4a-CTLCardinality-04
FORMULA_NAME DLCflexbar-PT-4a-CTLCardinality-05
FORMULA_NAME DLCflexbar-PT-4a-CTLCardinality-06
FORMULA_NAME DLCflexbar-PT-4a-CTLCardinality-07
FORMULA_NAME DLCflexbar-PT-4a-CTLCardinality-08
FORMULA_NAME DLCflexbar-PT-4a-CTLCardinality-09
FORMULA_NAME DLCflexbar-PT-4a-CTLCardinality-10
FORMULA_NAME DLCflexbar-PT-4a-CTLCardinality-11
FORMULA_NAME DLCflexbar-PT-4a-CTLCardinality-12
FORMULA_NAME DLCflexbar-PT-4a-CTLCardinality-13
FORMULA_NAME DLCflexbar-PT-4a-CTLCardinality-14
FORMULA_NAME DLCflexbar-PT-4a-CTLCardinality-15

=== Now, execution of the tool begins

BK_START 1591210770440

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
[2020-06-03 18:59:33] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLCardinality, -z3path, /home/mcc/BenchKit//z3/bin/z3, -yices2path, /home/mcc/BenchKit//yices/bin/yices, -timeout, 3600, -rebuildPNML]
[2020-06-03 18:59:33] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2020-06-03 18:59:34] [INFO ] Load time of PNML (sax parser for PT used): 560 ms
[2020-06-03 18:59:34] [INFO ] Transformed 927 places.
[2020-06-03 18:59:34] [INFO ] Transformed 6615 transitions.
[2020-06-03 18:59:34] [INFO ] Found NUPN structural information;
[2020-06-03 18:59:34] [INFO ] Parsed PT model containing 927 places and 6615 transitions in 692 ms.
Ensure Unique test removed 752 transitions
Reduce redundant transitions removed 752 transitions.
Parsed 16 properties from file /home/mcc/execution/CTLCardinality.xml in 130 ms.
Incomplete random walk after 100000 steps, including 0 resets, run finished after 4003 ms. (steps per millisecond=24 ) properties seen :[0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1]
[2020-06-03 18:59:38] [INFO ] Flow matrix only has 538 transitions (discarded 5325 similar events)
// Phase 1: matrix 538 rows 927 cols
[2020-06-03 18:59:38] [INFO ] Computed 608 place invariants in 73 ms
[2020-06-03 18:59:40] [INFO ] [Real]Absence check using 608 positive place invariants in 684 ms returned sat
[2020-06-03 18:59:40] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2020-06-03 18:59:44] [INFO ] [Real]Absence check using state equation in 4164 ms returned sat
[2020-06-03 18:59:45] [INFO ] Solution in real domain found non-integer solution.
[2020-06-03 18:59:45] [INFO ] [Nat]Absence check using 608 positive place invariants in 523 ms returned unsat
[2020-06-03 18:59:47] [INFO ] [Real]Absence check using 608 positive place invariants in 870 ms returned sat
[2020-06-03 18:59:47] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2020-06-03 18:59:51] [INFO ] [Real]Absence check using state equation in 3926 ms returned sat
[2020-06-03 18:59:51] [INFO ] Solution in real domain found non-integer solution.
[2020-06-03 18:59:51] [INFO ] [Nat]Absence check using 608 positive place invariants in 365 ms returned unsat
[2020-06-03 18:59:52] [INFO ] [Real]Absence check using 608 positive place invariants in 676 ms returned sat
[2020-06-03 18:59:52] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2020-06-03 18:59:56] [INFO ] [Real]Absence check using state equation in 3854 ms returned sat
[2020-06-03 18:59:56] [INFO ] Solution in real domain found non-integer solution.
[2020-06-03 18:59:57] [INFO ] [Nat]Absence check using 608 positive place invariants in 418 ms returned unsat
[2020-06-03 18:59:58] [INFO ] [Real]Absence check using 608 positive place invariants in 717 ms returned sat
[2020-06-03 18:59:58] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2020-06-03 19:00:02] [INFO ] [Real]Absence check using state equation in 4432 ms returned sat
[2020-06-03 19:00:02] [INFO ] Solution in real domain found non-integer solution.
[2020-06-03 19:00:03] [INFO ] [Nat]Absence check using 608 positive place invariants in 478 ms returned unsat
[2020-06-03 19:00:04] [INFO ] [Real]Absence check using 608 positive place invariants in 674 ms returned sat
[2020-06-03 19:00:04] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2020-06-03 19:00:08] [INFO ] [Real]Absence check using state equation in 4245 ms returned sat
[2020-06-03 19:00:08] [INFO ] Solution in real domain found non-integer solution.
[2020-06-03 19:00:09] [INFO ] [Nat]Absence check using 608 positive place invariants in 540 ms returned unsat
[2020-06-03 19:00:10] [INFO ] [Real]Absence check using 608 positive place invariants in 704 ms returned sat
[2020-06-03 19:00:10] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2020-06-03 19:00:14] [INFO ] [Real]Absence check using state equation in 3711 ms returned sat
[2020-06-03 19:00:14] [INFO ] Solution in real domain found non-integer solution.
[2020-06-03 19:00:14] [INFO ] [Nat]Absence check using 608 positive place invariants in 227 ms returned unsat
[2020-06-03 19:00:15] [INFO ] [Real]Absence check using 608 positive place invariants in 752 ms returned sat
[2020-06-03 19:00:15] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2020-06-03 19:00:19] [INFO ] [Real]Absence check using state equation in 3742 ms returned sat
[2020-06-03 19:00:19] [INFO ] Solution in real domain found non-integer solution.
[2020-06-03 19:00:20] [INFO ] [Nat]Absence check using 608 positive place invariants in 460 ms returned unsat
[2020-06-03 19:00:21] [INFO ] [Real]Absence check using 608 positive place invariants in 660 ms returned sat
[2020-06-03 19:00:21] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2020-06-03 19:00:24] [INFO ] [Real]Absence check using state equation in 3605 ms returned sat
[2020-06-03 19:00:24] [INFO ] Solution in real domain found non-integer solution.
[2020-06-03 19:00:25] [INFO ] [Nat]Absence check using 608 positive place invariants in 293 ms returned unsat
[2020-06-03 19:00:26] [INFO ] [Real]Absence check using 608 positive place invariants in 624 ms returned sat
[2020-06-03 19:00:26] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2020-06-03 19:00:29] [INFO ] [Real]Absence check using state equation in 3597 ms returned sat
[2020-06-03 19:00:29] [INFO ] Solution in real domain found non-integer solution.
[2020-06-03 19:00:30] [INFO ] [Nat]Absence check using 608 positive place invariants in 779 ms returned unsat
[2020-06-03 19:00:32] [INFO ] [Real]Absence check using 608 positive place invariants in 962 ms returned sat
[2020-06-03 19:00:32] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2020-06-03 19:00:35] [INFO ] [Real]Absence check using state equation in 3821 ms returned sat
[2020-06-03 19:00:35] [INFO ] Solution in real domain found non-integer solution.
[2020-06-03 19:00:36] [INFO ] [Nat]Absence check using 608 positive place invariants in 397 ms returned unsat
[2020-06-03 19:00:37] [INFO ] [Real]Absence check using 608 positive place invariants in 666 ms returned sat
[2020-06-03 19:00:37] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2020-06-03 19:00:41] [INFO ] [Real]Absence check using state equation in 3829 ms returned sat
[2020-06-03 19:00:41] [INFO ] Solution in real domain found non-integer solution.
[2020-06-03 19:00:41] [INFO ] [Nat]Absence check using 608 positive place invariants in 188 ms returned unsat
[2020-06-03 19:00:42] [INFO ] [Real]Absence check using 608 positive place invariants in 768 ms returned sat
[2020-06-03 19:00:42] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2020-06-03 19:00:46] [INFO ] [Real]Absence check using state equation in 3693 ms returned sat
[2020-06-03 19:00:46] [INFO ] Solution in real domain found non-integer solution.
[2020-06-03 19:00:47] [INFO ] [Nat]Absence check using 608 positive place invariants in 473 ms returned unsat
Successfully simplified 12 atomic propositions for a total of 12 simplifications.
[2020-06-03 19:00:48] [INFO ] Initial state reduction rules for CTL removed 9 formulas.
[2020-06-03 19:00:48] [INFO ] Flatten gal took : 699 ms
[2020-06-03 19:00:48] [INFO ] Initial state reduction rules for CTL removed 9 formulas.
[2020-06-03 19:00:48] [INFO ] Flatten gal took : 389 ms
FORMULA DLCflexbar-PT-4a-CTLCardinality-12 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA DLCflexbar-PT-4a-CTLCardinality-10 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA DLCflexbar-PT-4a-CTLCardinality-09 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA DLCflexbar-PT-4a-CTLCardinality-07 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA DLCflexbar-PT-4a-CTLCardinality-05 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA DLCflexbar-PT-4a-CTLCardinality-04 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA DLCflexbar-PT-4a-CTLCardinality-03 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA DLCflexbar-PT-4a-CTLCardinality-02 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA DLCflexbar-PT-4a-CTLCardinality-00 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2020-06-03 19:00:48] [INFO ] Export to MCC properties in file /home/mcc/execution/CTLCardinality.sr.xml took 4 ms.
[2020-06-03 19:00:48] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml took 112 ms.
info: Time: 3600 - MCC
vrfy: Checking CTLCardinality @ DLCflexbar-PT-4a @ 3570 seconds

FORMULA DLCflexbar-PT-4a-CTLCardinality-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-4a-CTLCardinality-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-4a-CTLCardinality-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-4a-CTLCardinality-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-4a-CTLCardinality-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-4a-CTLCardinality-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
TIME LIMIT: Killed by timeout after 3600 seconds
MemTotal: 16427456 kB
MemFree: 4894680 kB
After kill :
MemTotal: 16427456 kB
MemFree: 16134812 kB

--------------------
content from stderr:

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCflexbar-PT-4a"
export BK_EXAMINATION="CTLCardinality"
export BK_TOOL="itslola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-4028"
echo " Executing tool itslola"
echo " Input is DLCflexbar-PT-4a, examination is CTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r180-ebro-158987900100371"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/DLCflexbar-PT-4a.tgz
mv DLCflexbar-PT-4a execution
cd execution
if [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "UpperBounds" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] || [ "CTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;