Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/mnt/tpsp/fkordon/mcc2020-input.r176-tajo-158987872000532.qcow2', fmt=qcow2 size=4294967296 backing_file='/mnt/tpsp/fkordon/mcc2020-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-4028
Executing tool itslola
Input is PolyORBLF-PT-S06J06T04, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r176-tajo-158987872000532
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 12M
-rw-r--r-- 1 mcc users 12K Apr 12 05:54 CTLCardinality.txt
-rw-r--r-- 1 mcc users 41K Apr 12 05:54 CTLCardinality.xml
-rw-r--r-- 1 mcc users 116K Apr 11 05:33 CTLFireability.txt
-rw-r--r-- 1 mcc users 368K Apr 11 05:33 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.0K Mar 24 05:37 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 5.9K Mar 24 05:37 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 7.4K Apr 14 12:46 LTLCardinality.txt
-rw-r--r-- 1 mcc users 33K Apr 28 14:02 LTLCardinality.xml
-rw-r--r-- 1 mcc users 13K Apr 14 12:46 LTLFireability.txt
-rw-r--r-- 1 mcc users 48K Apr 28 14:02 LTLFireability.xml
-rw-r--r-- 1 mcc users 11K Apr 10 12:50 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 35K Apr 10 12:50 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 237K Apr 9 18:19 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 742K Apr 9 18:19 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.9K Apr 10 22:23 UpperBounds.txt
-rw-r--r-- 1 mcc users 6.2K Apr 10 22:23 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 24 05:37 equiv_col
-rw-r--r-- 1 mcc users 10 Mar 24 05:37 instance
-rw-r--r-- 1 mcc users 6 Mar 24 05:37 iscolored
-rw-r--r-- 1 mcc users 9.5M Mar 24 05:37 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME PolyORBLF-PT-S06J06T04-CTLFireability-00
FORMULA_NAME PolyORBLF-PT-S06J06T04-CTLFireability-01
FORMULA_NAME PolyORBLF-PT-S06J06T04-CTLFireability-02
FORMULA_NAME PolyORBLF-PT-S06J06T04-CTLFireability-03
FORMULA_NAME PolyORBLF-PT-S06J06T04-CTLFireability-04
FORMULA_NAME PolyORBLF-PT-S06J06T04-CTLFireability-05
FORMULA_NAME PolyORBLF-PT-S06J06T04-CTLFireability-06
FORMULA_NAME PolyORBLF-PT-S06J06T04-CTLFireability-07
FORMULA_NAME PolyORBLF-PT-S06J06T04-CTLFireability-08
FORMULA_NAME PolyORBLF-PT-S06J06T04-CTLFireability-09
FORMULA_NAME PolyORBLF-PT-S06J06T04-CTLFireability-10
FORMULA_NAME PolyORBLF-PT-S06J06T04-CTLFireability-11
FORMULA_NAME PolyORBLF-PT-S06J06T04-CTLFireability-12
FORMULA_NAME PolyORBLF-PT-S06J06T04-CTLFireability-13
FORMULA_NAME PolyORBLF-PT-S06J06T04-CTLFireability-14
FORMULA_NAME PolyORBLF-PT-S06J06T04-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1591161324167

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
[2020-06-03 05:15:26] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -z3path, /home/mcc/BenchKit//z3/bin/z3, -yices2path, /home/mcc/BenchKit//yices/bin/yices, -timeout, 3600, -rebuildPNML]
[2020-06-03 05:15:26] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2020-06-03 05:15:26] [INFO ] Load time of PNML (sax parser for PT used): 443 ms
[2020-06-03 05:15:26] [INFO ] Transformed 506 places.
[2020-06-03 05:15:26] [INFO ] Transformed 7154 transitions.
[2020-06-03 05:15:26] [INFO ] Parsed PT model containing 506 places and 7154 transitions in 524 ms.
[2020-06-03 05:15:26] [INFO ] Reduced 4680 identical enabling conditions.
Ensure Unique test removed 5380 transitions
Reduce redundant transitions removed 5380 transitions.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 163 ms.
Incomplete random walk after 100000 steps, including 468 resets, run finished after 2791 ms. (steps per millisecond=35 ) properties seen :[0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0]
[2020-06-03 05:15:29] [INFO ] Flow matrix only has 1750 transitions (discarded 24 similar events)
// Phase 1: matrix 1750 rows 506 cols
[2020-06-03 05:15:29] [INFO ] Computed 54 place invariants in 152 ms
[2020-06-03 05:15:30] [INFO ] [Real]Absence check using 23 positive place invariants in 79 ms returned sat
[2020-06-03 05:15:30] [INFO ] [Real]Absence check using 23 positive and 31 generalized place invariants in 73 ms returned unsat
[2020-06-03 05:15:30] [INFO ] [Real]Absence check using 23 positive place invariants in 11 ms returned unsat
[2020-06-03 05:15:30] [INFO ] [Real]Absence check using 23 positive place invariants in 17 ms returned unsat
[2020-06-03 05:15:30] [INFO ] [Real]Absence check using 23 positive place invariants in 10 ms returned unsat
[2020-06-03 05:15:30] [INFO ] [Real]Absence check using 23 positive place invariants in 16 ms returned sat
[2020-06-03 05:15:30] [INFO ] [Real]Absence check using 23 positive and 31 generalized place invariants in 16 ms returned unsat
[2020-06-03 05:15:30] [INFO ] [Real]Absence check using 23 positive place invariants in 13 ms returned sat
[2020-06-03 05:15:30] [INFO ] [Real]Absence check using 23 positive and 31 generalized place invariants in 15 ms returned unsat
[2020-06-03 05:15:30] [INFO ] [Real]Absence check using 23 positive place invariants in 10 ms returned unsat
[2020-06-03 05:15:30] [INFO ] [Real]Absence check using 23 positive place invariants in 11 ms returned unsat
[2020-06-03 05:15:31] [INFO ] [Real]Absence check using 23 positive place invariants in 13 ms returned sat
[2020-06-03 05:15:31] [INFO ] [Real]Absence check using 23 positive and 31 generalized place invariants in 29 ms returned unsat
Successfully simplified 9 atomic propositions for a total of 9 simplifications.
[2020-06-03 05:15:31] [INFO ] Initial state reduction rules for CTL removed 4 formulas.
[2020-06-03 05:15:31] [INFO ] Flatten gal took : 620 ms
[2020-06-03 05:15:32] [INFO ] Initial state reduction rules for CTL removed 4 formulas.
[2020-06-03 05:15:32] [INFO ] Flatten gal took : 188 ms
FORMULA PolyORBLF-PT-S06J06T04-CTLFireability-15 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA PolyORBLF-PT-S06J06T04-CTLFireability-13 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA PolyORBLF-PT-S06J06T04-CTLFireability-10 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA PolyORBLF-PT-S06J06T04-CTLFireability-08 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2020-06-03 05:15:32] [INFO ] Export to MCC properties in file /home/mcc/execution/CTLFireability.sr.xml took 27 ms.
[2020-06-03 05:15:32] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml took 25 ms.
info: Time: 3600 - MCC
vrfy: Checking CTLFireability @ PolyORBLF-PT-S06J06T04 @ 3570 seconds
vrfy: finished
info: timeLeft: 0
rslt: Output for CTLFireability @ PolyORBLF-PT-S06J06T04

{
"build":
{
"architecture": 64,
"assertions": false,
"build_hostname": "mcc2019",
"build_system": "x86_64-unknown-linux-gnu",
"optimizations": true,
"package_version": "2.0",
"svn_version": "3189M"
},
"call":
{
"exec_host": "mcc2020",
"markinglimit": null,
"parameters":
[
"--pnmlnet",
"model.pnml",
"--xmlformula",
"--formula=CTLFireability.xml",
"--mcc",
"--donotcomputecapacities",
"--encoder=simplecompressed",
"--check=modelchecking",
"--stubborn=tarjan",
"--stateequation=par",
"--quickchecks",
"--timelimit=3570",
"--localtimelimit=0",
"--preference=force_ctl",
"--json=CTLFireability.json",
"--jsoninclude=formula,formulastat,net"
],
"starttime": "Wed Jun 3 05:15:32 2020
",
"timelimit": 3570
},
"child": null,
"exit":
{
"error": null,
"memory": 4830088,
"runtime": 3570.000000,
"signal": null,
"timelimitreached": true
},
"files":
{
"formula": "CTLFireability.xml",
"net": "model.pnml"
},
"net":
{
"arcs": 10564,
"conflict_clusters": 169,
"places": 506,
"places_significant": 452,
"singleton_clusters": 0,
"transitions": 1774
}
}
lola: LoLA will run for 3570 seconds at most (--timelimit)
lola: NET
lola: input: PNML file (--pnml)
lola: reading net from model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file model.pnml
lola: 2280/268435456 symbol table entries, 0 collisions
lola: preprocessing...
lola: Size of bit vector: 16192
lola: finding significant places
lola: 506 places, 1774 transitions, 452 significant places
lola: compute conflict clusters
lola: computed conflict clusters
lola: Computing conflicting sets
lola: Computing back conflicting sets
lola: TASK
lola: Reading formula in XML format (--xmlformula)
lola: reading pnml
lola: reading formula from CTLFireability.xml
lola: time limit reached - aborting
lola: memory consumption: 4830088 KB
lola: time consumption: 3570 seconds
lola: print data as JSON (--json)
lola: writing JSON to CTLFireability.json
lola: closed JSON file CTLFireability.json
rslt: finished

--------------------
content from stderr:

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="PolyORBLF-PT-S06J06T04"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="itslola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-4028"
echo " Executing tool itslola"
echo " Input is PolyORBLF-PT-S06J06T04, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r176-tajo-158987872000532"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/PolyORBLF-PT-S06J06T04.tgz
mv PolyORBLF-PT-S06J06T04 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;