fond
Model Checking Contest 2020
10th edition, Paris, France, June 23, 2020
Execution of r172-smll-158987827700321
Last Updated
Jun 28, 2020

About the Execution of ITS-LoLa for Railroad-PT-100

Execution Summary
Max Memory
Used (MB)
Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
15789.400 3600000.00 3595158.00 33936.70 FF?F?TTTTFFFFF?F normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2020-input.r172-smll-158987827700321.qcow2', fmt=qcow2 size=4294967296 backing_file='/data/fkordon/mcc2020-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-4028
Executing tool itslola
Input is Railroad-PT-100, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r172-smll-158987827700321
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 5.4M
-rw-r--r-- 1 mcc users 3.2K Apr 12 08:39 CTLCardinality.txt
-rw-r--r-- 1 mcc users 16K Apr 12 08:39 CTLCardinality.xml
-rw-r--r-- 1 mcc users 2.8K Apr 11 09:48 CTLFireability.txt
-rw-r--r-- 1 mcc users 16K Apr 11 09:48 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.0K Mar 24 05:38 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.0K Mar 24 05:38 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.7K Apr 14 12:47 LTLCardinality.txt
-rw-r--r-- 1 mcc users 23K Apr 28 14:02 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.4K Apr 14 12:47 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Apr 28 14:02 LTLFireability.xml
-rw-r--r-- 1 mcc users 5.0K Apr 10 14:54 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 26K Apr 10 14:54 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 3.2K Apr 9 21:30 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 17K Apr 9 21:30 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Apr 10 22:28 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Apr 10 22:28 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 24 05:38 equiv_col
-rw-r--r-- 1 mcc users 4 Mar 24 05:38 instance
-rw-r--r-- 1 mcc users 6 Mar 24 05:38 iscolored
-rw-r--r-- 1 mcc users 5.2M Mar 24 05:38 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME Railroad-PT-100-00
FORMULA_NAME Railroad-PT-100-01
FORMULA_NAME Railroad-PT-100-02
FORMULA_NAME Railroad-PT-100-03
FORMULA_NAME Railroad-PT-100-04
FORMULA_NAME Railroad-PT-100-05
FORMULA_NAME Railroad-PT-100-06
FORMULA_NAME Railroad-PT-100-07
FORMULA_NAME Railroad-PT-100-08
FORMULA_NAME Railroad-PT-100-09
FORMULA_NAME Railroad-PT-100-10
FORMULA_NAME Railroad-PT-100-11
FORMULA_NAME Railroad-PT-100-12
FORMULA_NAME Railroad-PT-100-13
FORMULA_NAME Railroad-PT-100-14
FORMULA_NAME Railroad-PT-100-15

=== Now, execution of the tool begins

BK_START 1591384779404

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
[2020-06-05 19:19:42] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, LTLCardinality, -z3path, /home/mcc/BenchKit//z3/bin/z3, -yices2path, /home/mcc/BenchKit//yices/bin/yices, -timeout, 3600, -rebuildPNML]
[2020-06-05 19:19:42] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2020-06-05 19:19:43] [INFO ] Load time of PNML (sax parser for PT used): 848 ms
[2020-06-05 19:19:43] [INFO ] Transformed 1018 places.
[2020-06-05 19:19:43] [INFO ] Transformed 10506 transitions.
[2020-06-05 19:19:43] [INFO ] Parsed PT model containing 1018 places and 10506 transitions in 989 ms.
Deduced a syphon composed of 301 places in 252 ms
Reduce places removed 301 places and 100 transitions.
Parsed 16 properties from file /home/mcc/execution/LTLCardinality.xml in 461 ms.
Working with output stream class java.io.PrintStream
Incomplete random walk after 100000 steps, including 0 resets, run finished after 2749 ms. (steps per millisecond=36 ) properties seen :[1, 1, 0, 1, 1, 1, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 1, 0, 1, 1, 1, 0, 1, 1]
// Phase 1: matrix 10406 rows 717 cols
[2020-06-05 19:19:46] [INFO ] Invariants computation overflowed in 113 ms
[2020-06-05 19:19:46] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2020-06-05 19:19:54] [INFO ] [Real]Absence check using state equation in 7332 ms returned unsat
[2020-06-05 19:19:54] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2020-06-05 19:19:56] [INFO ] [Real]Absence check using state equation in 2164 ms returned unsat
[2020-06-05 19:19:56] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2020-06-05 19:20:06] [INFO ] [Real]Absence check using state equation in 9872 ms returned unsat
[2020-06-05 19:20:06] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2020-06-05 19:20:08] [INFO ] [Real]Absence check using state equation in 1575 ms returned unsat
[2020-06-05 19:20:08] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2020-06-05 19:20:20] [INFO ] [Real]Absence check using state equation in 12697 ms returned unsat
[2020-06-05 19:20:21] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2020-06-05 19:20:23] [INFO ] [Real]Absence check using state equation in 1981 ms returned unsat
[2020-06-05 19:20:23] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2020-06-05 19:20:25] [INFO ] [Real]Absence check using state equation in 2092 ms returned unsat
[2020-06-05 19:20:25] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2020-06-05 19:20:38] [INFO ] [Real]Absence check using state equation in 13153 ms returned unsat
[2020-06-05 19:20:38] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2020-06-05 19:20:49] [INFO ] [Real]Absence check using state equation in 10732 ms returned unsat
[2020-06-05 19:20:49] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2020-06-05 19:20:51] [INFO ] [Real]Absence check using state equation in 1942 ms returned unsat
[2020-06-05 19:20:51] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2020-06-05 19:20:53] [INFO ] [Real]Absence check using state equation in 2141 ms returned unsat
[2020-06-05 19:20:53] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2020-06-05 19:20:55] [INFO ] [Real]Absence check using state equation in 2065 ms returned unsat
[2020-06-05 19:20:55] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2020-06-05 19:21:11] [INFO ] [Real]Absence check using state equation in 15268 ms returned sat
[2020-06-05 19:21:11] [INFO ] Solution in real domain found non-integer solution.
[2020-06-05 19:21:11] [INFO ] [Nat]Adding state equation constraints to refine reachable states.
[2020-06-05 19:21:26] [INFO ] [Nat]Absence check using state equation in 15143 ms returned sat
[2020-06-05 19:21:30] [INFO ] Deduced a trap composed of 5 places in 3138 ms
[2020-06-05 19:21:30] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 4024 ms
[2020-06-05 19:21:31] [WARNING] SMT solver failed with error :java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Error writing to Z3 solver: java.io.IOException: Stream closed") while checking expression at index 12
[2020-06-05 19:21:31] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2020-06-05 19:21:42] [INFO ] [Real]Absence check using state equation in 11093 ms returned unsat
[2020-06-05 19:21:43] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2020-06-05 19:21:53] [INFO ] [Real]Absence check using state equation in 10314 ms returned unsat
Successfully simplified 14 atomic propositions for a total of 16 simplifications.
[2020-06-05 19:21:54] [INFO ] Initial state reduction rules for CTL removed 9 formulas.
[2020-06-05 19:21:54] [INFO ] Flatten gal took : 1075 ms
FORMULA Railroad-PT-100-12 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA Railroad-PT-100-11 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA Railroad-PT-100-10 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA Railroad-PT-100-08 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA Railroad-PT-100-07 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA Railroad-PT-100-06 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA Railroad-PT-100-05 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA Railroad-PT-100-03 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA Railroad-PT-100-01 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2020-06-05 19:21:55] [INFO ] Initial state reduction rules for CTL removed 1 formulas.
[2020-06-05 19:21:55] [INFO ] Flatten gal took : 600 ms
[2020-06-05 19:21:55] [INFO ] Initial state reduction rules for CTL removed 1 formulas.
FORMULA Railroad-PT-100-09 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2020-06-05 19:21:55] [INFO ] Export to MCC properties in file /home/mcc/execution/LTLCardinality.sr.xml took 2 ms.
[2020-06-05 19:21:55] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml took 138 ms.
info: Time: 3600 - MCC
vrfy: Checking LTLCardinality @ Railroad-PT-100 @ 3570 seconds

FORMULA Railroad-PT-100-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Railroad-PT-100-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Railroad-PT-100-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Railroad-PT-100-02 CANNOT_COMPUTE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
TIME LIMIT: Killed by timeout after 3600 seconds
MemTotal: 16427332 kB
MemFree: 16248984 kB
After kill :
MemTotal: 16427332 kB
MemFree: 16320364 kB

--------------------
content from stderr:

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="Railroad-PT-100"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="itslola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-4028"
echo " Executing tool itslola"
echo " Input is Railroad-PT-100, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r172-smll-158987827700321"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/Railroad-PT-100.tgz
mv Railroad-PT-100 execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' LTLCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;