fond
Model Checking Contest 2020
10th edition, Paris, France, June 23, 2020
Execution of r172-smll-158987827600212
Last Updated
Jun 28, 2020

About the Execution of ITS-LoLa for RERS17pb115-PT-9

Execution Summary
Max Memory
Used (MB)
Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
15741.760 3600000.00 1289192.00 3638.10 ?F???F?FTFF?FTFT normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2020-input.r172-smll-158987827600212.qcow2', fmt=qcow2 size=4294967296 backing_file='/data/fkordon/mcc2020-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
.............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-4028
Executing tool itslola
Input is RERS17pb115-PT-9, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r172-smll-158987827600212
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 70M
-rw-r--r-- 1 mcc users 3.9K Apr 12 07:53 CTLCardinality.txt
-rw-r--r-- 1 mcc users 22K Apr 12 07:53 CTLCardinality.xml
-rw-r--r-- 1 mcc users 3.1K Apr 11 08:52 CTLFireability.txt
-rw-r--r-- 1 mcc users 16K Apr 11 08:52 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.0K Mar 24 05:38 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.1K Mar 24 05:38 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.3K Apr 14 12:49 LTLCardinality.txt
-rw-r--r-- 1 mcc users 23K Apr 28 14:02 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.4K Apr 14 12:49 LTLFireability.txt
-rw-r--r-- 1 mcc users 14K Apr 28 14:02 LTLFireability.xml
-rw-r--r-- 1 mcc users 3.1K Apr 10 14:44 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 15K Apr 10 14:44 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 3.3K Apr 9 21:19 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 15K Apr 9 21:19 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Apr 10 22:28 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Apr 10 22:28 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 24 05:38 equiv_col
-rw-r--r-- 1 mcc users 2 Mar 24 05:38 instance
-rw-r--r-- 1 mcc users 6 Mar 24 05:38 iscolored
-rw-r--r-- 1 mcc users 69M Mar 24 05:38 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME RERS17pb115-PT-9-CTLFireability-00
FORMULA_NAME RERS17pb115-PT-9-CTLFireability-01
FORMULA_NAME RERS17pb115-PT-9-CTLFireability-02
FORMULA_NAME RERS17pb115-PT-9-CTLFireability-03
FORMULA_NAME RERS17pb115-PT-9-CTLFireability-04
FORMULA_NAME RERS17pb115-PT-9-CTLFireability-05
FORMULA_NAME RERS17pb115-PT-9-CTLFireability-06
FORMULA_NAME RERS17pb115-PT-9-CTLFireability-07
FORMULA_NAME RERS17pb115-PT-9-CTLFireability-08
FORMULA_NAME RERS17pb115-PT-9-CTLFireability-09
FORMULA_NAME RERS17pb115-PT-9-CTLFireability-10
FORMULA_NAME RERS17pb115-PT-9-CTLFireability-11
FORMULA_NAME RERS17pb115-PT-9-CTLFireability-12
FORMULA_NAME RERS17pb115-PT-9-CTLFireability-13
FORMULA_NAME RERS17pb115-PT-9-CTLFireability-14
FORMULA_NAME RERS17pb115-PT-9-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1591328931914

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
[2020-06-05 03:48:54] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -z3path, /home/mcc/BenchKit//z3/bin/z3, -yices2path, /home/mcc/BenchKit//yices/bin/yices, -timeout, 3600, -rebuildPNML]
[2020-06-05 03:48:54] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2020-06-05 03:48:57] [INFO ] Load time of PNML (sax parser for PT used): 3021 ms
[2020-06-05 03:48:57] [INFO ] Transformed 1399 places.
[2020-06-05 03:48:58] [INFO ] Transformed 144369 transitions.
[2020-06-05 03:48:58] [INFO ] Found NUPN structural information;
[2020-06-05 03:48:58] [INFO ] Parsed PT model containing 1399 places and 144369 transitions in 3539 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 1632 ms.
Incomplete random walk after 100000 steps, including 0 resets, run finished after 11311 ms. (steps per millisecond=8 ) properties seen :[0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 1]
[2020-06-05 03:49:11] [INFO ] Flow matrix only has 81238 transitions (discarded 63131 similar events)
// Phase 1: matrix 81238 rows 1399 cols
[2020-06-05 03:49:12] [INFO ] Computed 37 place invariants in 648 ms
[2020-06-05 03:49:13] [INFO ] [Real]Absence check using 19 positive place invariants in 159 ms returned sat
[2020-06-05 03:49:13] [INFO ] [Real]Absence check using 19 positive and 18 generalized place invariants in 12 ms returned unsat
[2020-06-05 03:49:13] [INFO ] [Real]Absence check using 19 positive place invariants in 104 ms returned sat
[2020-06-05 03:49:13] [INFO ] [Real]Absence check using 19 positive and 18 generalized place invariants in 16 ms returned unsat
[2020-06-05 03:49:14] [INFO ] [Real]Absence check using 19 positive place invariants in 146 ms returned sat
[2020-06-05 03:49:14] [INFO ] [Real]Absence check using 19 positive and 18 generalized place invariants in 11 ms returned unsat
[2020-06-05 03:49:14] [INFO ] [Real]Absence check using 19 positive place invariants in 136 ms returned sat
[2020-06-05 03:49:14] [INFO ] [Real]Absence check using 19 positive and 18 generalized place invariants in 12 ms returned unsat
[2020-06-05 03:49:15] [INFO ] [Real]Absence check using 19 positive place invariants in 133 ms returned sat
[2020-06-05 03:49:15] [INFO ] [Real]Absence check using 19 positive and 18 generalized place invariants in 14 ms returned unsat
[2020-06-05 03:49:16] [INFO ] [Real]Absence check using 19 positive place invariants in 132 ms returned sat
[2020-06-05 03:49:16] [INFO ] [Real]Absence check using 19 positive and 18 generalized place invariants in 11 ms returned unsat
[2020-06-05 03:49:16] [INFO ] [Real]Absence check using 19 positive place invariants in 134 ms returned sat
[2020-06-05 03:49:16] [INFO ] [Real]Absence check using 19 positive and 18 generalized place invariants in 12 ms returned unsat
[2020-06-05 03:49:17] [INFO ] [Real]Absence check using 19 positive place invariants in 138 ms returned sat
[2020-06-05 03:49:17] [INFO ] [Real]Absence check using 19 positive and 18 generalized place invariants in 15 ms returned unsat
[2020-06-05 03:49:17] [INFO ] [Real]Absence check using 19 positive place invariants in 136 ms returned sat
[2020-06-05 03:49:17] [INFO ] [Real]Absence check using 19 positive and 18 generalized place invariants in 11 ms returned unsat
[2020-06-05 03:49:18] [INFO ] [Real]Absence check using 19 positive place invariants in 135 ms returned sat
[2020-06-05 03:49:18] [INFO ] [Real]Absence check using 19 positive and 18 generalized place invariants in 12 ms returned unsat
[2020-06-05 03:49:18] [INFO ] [Real]Absence check using 19 positive place invariants in 136 ms returned sat
[2020-06-05 03:49:18] [INFO ] [Real]Absence check using 19 positive and 18 generalized place invariants in 12 ms returned unsat
[2020-06-05 03:49:19] [INFO ] [Real]Absence check using 19 positive place invariants in 133 ms returned sat
[2020-06-05 03:49:19] [INFO ] [Real]Absence check using 19 positive and 18 generalized place invariants in 14 ms returned unsat
[2020-06-05 03:49:19] [INFO ] [Real]Absence check using 19 positive place invariants in 92 ms returned sat
[2020-06-05 03:49:19] [INFO ] [Real]Absence check using 19 positive and 18 generalized place invariants in 13 ms returned unsat
[2020-06-05 03:49:20] [INFO ] [Real]Absence check using 19 positive place invariants in 133 ms returned sat
[2020-06-05 03:49:20] [INFO ] [Real]Absence check using 19 positive and 18 generalized place invariants in 12 ms returned unsat
[2020-06-05 03:49:20] [INFO ] [Real]Absence check using 19 positive place invariants in 135 ms returned sat
[2020-06-05 03:49:20] [INFO ] [Real]Absence check using 19 positive and 18 generalized place invariants in 12 ms returned unsat
[2020-06-05 03:49:21] [INFO ] [Real]Absence check using 19 positive place invariants in 132 ms returned sat
[2020-06-05 03:49:21] [INFO ] [Real]Absence check using 19 positive and 18 generalized place invariants in 17 ms returned unsat
[2020-06-05 03:49:22] [INFO ] [Real]Absence check using 19 positive place invariants in 132 ms returned sat
[2020-06-05 03:49:22] [INFO ] [Real]Absence check using 19 positive and 18 generalized place invariants in 11 ms returned unsat
[2020-06-05 03:49:22] [INFO ] [Real]Absence check using 19 positive place invariants in 134 ms returned sat
[2020-06-05 03:49:22] [INFO ] [Real]Absence check using 19 positive and 18 generalized place invariants in 11 ms returned unsat
[2020-06-05 03:49:23] [INFO ] [Real]Absence check using 19 positive place invariants in 134 ms returned sat
[2020-06-05 03:49:23] [INFO ] [Real]Absence check using 19 positive and 18 generalized place invariants in 12 ms returned unsat
[2020-06-05 03:49:23] [INFO ] [Real]Absence check using 19 positive place invariants in 132 ms returned sat
[2020-06-05 03:49:23] [INFO ] [Real]Absence check using 19 positive and 18 generalized place invariants in 12 ms returned unsat
[2020-06-05 03:49:24] [INFO ] [Real]Absence check using 19 positive place invariants in 131 ms returned sat
[2020-06-05 03:49:24] [INFO ] [Real]Absence check using 19 positive and 18 generalized place invariants in 12 ms returned unsat
[2020-06-05 03:49:24] [INFO ] [Real]Absence check using 19 positive place invariants in 132 ms returned sat
[2020-06-05 03:49:24] [INFO ] [Real]Absence check using 19 positive and 18 generalized place invariants in 15 ms returned unsat
[2020-06-05 03:49:25] [INFO ] [Real]Absence check using 19 positive place invariants in 133 ms returned sat
[2020-06-05 03:49:25] [INFO ] [Real]Absence check using 19 positive and 18 generalized place invariants in 11 ms returned unsat
[2020-06-05 03:49:25] [INFO ] [Real]Absence check using 19 positive place invariants in 138 ms returned sat
[2020-06-05 03:49:25] [INFO ] [Real]Absence check using 19 positive and 18 generalized place invariants in 12 ms returned unsat
[2020-06-05 03:49:26] [INFO ] [Real]Absence check using 19 positive place invariants in 134 ms returned sat
[2020-06-05 03:49:26] [INFO ] [Real]Absence check using 19 positive and 18 generalized place invariants in 12 ms returned unsat
[2020-06-05 03:49:26] [INFO ] [Real]Absence check using 19 positive place invariants in 130 ms returned sat
[2020-06-05 03:49:26] [INFO ] [Real]Absence check using 19 positive and 18 generalized place invariants in 11 ms returned unsat
[2020-06-05 03:49:27] [INFO ] [Real]Absence check using 19 positive place invariants in 133 ms returned sat
[2020-06-05 03:49:27] [INFO ] [Real]Absence check using 19 positive and 18 generalized place invariants in 11 ms returned unsat
[2020-06-05 03:49:27] [INFO ] [Real]Absence check using 19 positive place invariants in 135 ms returned sat
[2020-06-05 03:49:27] [INFO ] [Real]Absence check using 19 positive and 18 generalized place invariants in 11 ms returned unsat
[2020-06-05 03:49:28] [INFO ] [Real]Absence check using 19 positive place invariants in 132 ms returned sat
[2020-06-05 03:49:28] [INFO ] [Real]Absence check using 19 positive and 18 generalized place invariants in 12 ms returned unsat
[2020-06-05 03:49:28] [INFO ] [Real]Absence check using 19 positive place invariants in 128 ms returned sat
[2020-06-05 03:49:28] [INFO ] [Real]Absence check using 19 positive and 18 generalized place invariants in 15 ms returned unsat
[2020-06-05 03:49:29] [INFO ] [Real]Absence check using 19 positive place invariants in 128 ms returned sat
[2020-06-05 03:49:29] [INFO ] [Real]Absence check using 19 positive and 18 generalized place invariants in 14 ms returned unsat
Successfully simplified 31 atomic propositions for a total of 31 simplifications.
[2020-06-05 03:49:36] [INFO ] Initial state reduction rules for CTL removed 10 formulas.
[2020-06-05 03:49:37] [INFO ] Flatten gal took : 6929 ms
[2020-06-05 03:49:41] [INFO ] Initial state reduction rules for CTL removed 10 formulas.
[2020-06-05 03:49:42] [INFO ] Flatten gal took : 4794 ms
FORMULA RERS17pb115-PT-9-CTLFireability-15 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA RERS17pb115-PT-9-CTLFireability-14 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA RERS17pb115-PT-9-CTLFireability-13 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA RERS17pb115-PT-9-CTLFireability-12 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA RERS17pb115-PT-9-CTLFireability-10 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA RERS17pb115-PT-9-CTLFireability-09 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA RERS17pb115-PT-9-CTLFireability-08 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA RERS17pb115-PT-9-CTLFireability-07 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA RERS17pb115-PT-9-CTLFireability-05 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA RERS17pb115-PT-9-CTLFireability-01 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2020-06-05 03:49:42] [INFO ] Export to MCC properties in file /home/mcc/execution/CTLFireability.sr.xml took 3 ms.
[2020-06-05 03:49:43] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml took 755 ms.
info: Time: 3600 - MCC
vrfy: Checking CTLFireability @ RERS17pb115-PT-9 @ 3570 seconds

FORMULA RERS17pb115-PT-9-CTLFireability-00 TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA RERS17pb115-PT-9-CTLFireability-04 TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA RERS17pb115-PT-9-CTLFireability-11 TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA RERS17pb115-PT-9-CTLFireability-03 TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA RERS17pb115-PT-9-CTLFireability-06 TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA RERS17pb115-PT-9-CTLFireability-02 TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
vrfy: finished
info: timeLeft: 2363
rslt: Output for CTLFireability @ RERS17pb115-PT-9
lola: LoLA will run for 3570 seconds at most (--timelimit)
lola: NET
lola: input: PNML file (--pnml)
lola: reading net from model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file model.pnml
lola: 145768/268435456 symbol table entries, 0 collisions
lola: preprocessing...
lola: Size of bit vector: 44768
lola: finding significant places
lola: 1399 places, 144369 transitions, 1362 significant places
lola: compute conflict clusters
lola: computed conflict clusters
lola: Computing conflicting sets
lola: Computing back conflicting sets
lola: TASK
lola: Reading formula in XML format (--xmlformula)
lola: reading pnml
lola: reading formula from CTLFireability.xml
lola: E (X ((0 <= 0))) : NOT(E (G (E (F (((2 <= p786) OR (p786 <= 0) OR (2 <= p856) OR (p856 <= 0))))))) : E (G (A (X (((p88 <= 1) AND (1 <= p88) AND (p280 <= 1) AND (1 <= p280)))))) : E (G ((0 <= 0))) : E (F (A (((1 <= 0) U ((p194 <= 1) AND (1 <= p194) AND (p531 <= 1) AND (1 <= p531)))))) : E (G (NOT(E (G ((1 <= 0))))))
lola: rewrite Frontend/Parser/formula_rewrite.k:100
lola: rewrite Frontend/Parser/formula_rewrite.k:130
lola: rewrite Frontend/Parser/formula_rewrite.k:326
lola: rewrite Frontend/Parser/formula_rewrite.k:329
lola: rewrite Frontend/Parser/formula_rewrite.k:326
lola: rewrite Frontend/Parser/formula_rewrite.k:332
lola: rewrite Frontend/Parser/formula_rewrite.k:297
lola: rewrite Frontend/Parser/formula_rewrite.k:100
lola: rewrite Frontend/Parser/formula_rewrite.k:160
lola: rewrite Frontend/Parser/formula_rewrite.k:148
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:184
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:163
lola: rewrite Frontend/Parser/formula_rewrite.k:148
lola: rewrite Frontend/Parser/formula_rewrite.k:282
lola: rewrite Frontend/Parser/formula_rewrite.k:160
lola: rewrite Frontend/Parser/formula_rewrite.k:148
lola: computing a collection of formulas
lola: RUNNING
lola: Cannot launch process for handling subproblem
lola: Cannot launch process for handling subproblem
lola: Cannot launch process for handling subproblem
lola: Cannot launch process for handling subproblem
lola: Cannot launch process for handling subproblem
lola: Cannot launch process for handling subproblem
lola: RESULT
lola:
SUMMARY:
lola:
preliminary result:
Segmentation fault
rslt: finished

--------------------
content from stderr:

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="RERS17pb115-PT-9"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="itslola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-4028"
echo " Executing tool itslola"
echo " Input is RERS17pb115-PT-9, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r172-smll-158987827600212"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/RERS17pb115-PT-9.tgz
mv RERS17pb115-PT-9 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;