About the Execution of ITS-LoLa for AirplaneLD-PT-0010
Execution Summary | |||||
Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
15742.660 | 3600000.00 | 11592.00 | 274.40 | TTTTFTTFFTFTFFFF | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2020-input.r166-smll-158987787400246.qcow2', fmt=qcow2 size=4294967296 backing_file='/data/fkordon/mcc2020-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
...................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-4028
Executing tool itslola
Input is AirplaneLD-PT-0010, examination is ReachabilityCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r166-smll-158987787400246
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 332K
-rw-r--r-- 1 mcc users 6.4K Mar 24 10:41 CTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Mar 24 10:41 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.2K Mar 24 09:21 CTLFireability.txt
-rw-r--r-- 1 mcc users 28K Mar 24 09:21 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.0K Mar 24 05:37 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.2K Mar 24 05:37 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 7.6K Apr 8 14:40 LTLCardinality.txt
-rw-r--r-- 1 mcc users 35K Apr 29 06:16 LTLCardinality.xml
-rw-r--r-- 1 mcc users 3.5K Apr 8 14:40 LTLFireability.txt
-rw-r--r-- 1 mcc users 22K Apr 29 06:16 LTLFireability.xml
-rw-r--r-- 1 mcc users 6.8K Mar 24 07:54 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 23K Mar 24 07:54 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 4.1K Mar 24 06:12 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 20K Mar 24 06:12 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.3K Mar 24 08:44 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.9K Mar 24 08:44 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 24 05:37 equiv_col
-rw-r--r-- 1 mcc users 5 Mar 24 05:37 instance
-rw-r--r-- 1 mcc users 6 Mar 24 05:37 iscolored
-rw-r--r-- 1 mcc users 90K Mar 24 05:37 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME AirplaneLD-PT-0010-ReachabilityCardinality-00
FORMULA_NAME AirplaneLD-PT-0010-ReachabilityCardinality-01
FORMULA_NAME AirplaneLD-PT-0010-ReachabilityCardinality-02
FORMULA_NAME AirplaneLD-PT-0010-ReachabilityCardinality-03
FORMULA_NAME AirplaneLD-PT-0010-ReachabilityCardinality-04
FORMULA_NAME AirplaneLD-PT-0010-ReachabilityCardinality-05
FORMULA_NAME AirplaneLD-PT-0010-ReachabilityCardinality-06
FORMULA_NAME AirplaneLD-PT-0010-ReachabilityCardinality-07
FORMULA_NAME AirplaneLD-PT-0010-ReachabilityCardinality-08
FORMULA_NAME AirplaneLD-PT-0010-ReachabilityCardinality-09
FORMULA_NAME AirplaneLD-PT-0010-ReachabilityCardinality-10
FORMULA_NAME AirplaneLD-PT-0010-ReachabilityCardinality-11
FORMULA_NAME AirplaneLD-PT-0010-ReachabilityCardinality-12
FORMULA_NAME AirplaneLD-PT-0010-ReachabilityCardinality-13
FORMULA_NAME AirplaneLD-PT-0010-ReachabilityCardinality-14
FORMULA_NAME AirplaneLD-PT-0010-ReachabilityCardinality-15
=== Now, execution of the tool begins
BK_START 1591372814777
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
[2020-06-05 16:00:17] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, ReachabilityCardinality, -z3path, /home/mcc/BenchKit//z3/bin/z3, -yices2path, /home/mcc/BenchKit//yices/bin/yices, -timeout, 3600, -rebuildPNML]
[2020-06-05 16:00:17] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2020-06-05 16:00:17] [INFO ] Load time of PNML (sax parser for PT used): 77 ms
[2020-06-05 16:00:17] [INFO ] Transformed 89 places.
[2020-06-05 16:00:17] [INFO ] Transformed 88 transitions.
[2020-06-05 16:00:17] [INFO ] Found NUPN structural information;
[2020-06-05 16:00:17] [INFO ] Parsed PT model containing 89 places and 88 transitions in 135 ms.
Reduce places removed 32 places and 0 transitions.
Parsed 16 properties from file /home/mcc/execution/ReachabilityCardinality.xml in 27 ms.
Working with output stream class java.io.PrintStream
FORMULA AirplaneLD-PT-0010-ReachabilityCardinality-04 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA AirplaneLD-PT-0010-ReachabilityCardinality-05 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA AirplaneLD-PT-0010-ReachabilityCardinality-09 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA AirplaneLD-PT-0010-ReachabilityCardinality-12 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA AirplaneLD-PT-0010-ReachabilityCardinality-13 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA AirplaneLD-PT-0010-ReachabilityCardinality-14 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA AirplaneLD-PT-0010-ReachabilityCardinality-15 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Incomplete random walk after 10000 steps, including 1252 resets, run finished after 113 ms. (steps per millisecond=88 ) properties seen :[0, 0, 0, 0, 0, 0, 0, 1, 0]
FORMULA AirplaneLD-PT-0010-ReachabilityCardinality-10 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Incomplete Best-First random walk after 10001 steps, including 97 resets, run finished after 18 ms. (steps per millisecond=555 ) properties seen :[0, 0, 0, 0, 0, 0, 0, 0]
Incomplete Best-First random walk after 10001 steps, including 90 resets, run finished after 25 ms. (steps per millisecond=400 ) properties seen :[0, 0, 0, 0, 0, 0, 0, 0]
Incomplete Best-First random walk after 10001 steps, including 69 resets, run finished after 19 ms. (steps per millisecond=526 ) properties seen :[0, 0, 0, 0, 0, 0, 0, 0]
Incomplete Best-First random walk after 10001 steps, including 69 resets, run finished after 10 ms. (steps per millisecond=1000 ) properties seen :[0, 0, 0, 0, 0, 0, 0, 0]
Incomplete Best-First random walk after 10001 steps, including 84 resets, run finished after 11 ms. (steps per millisecond=909 ) properties seen :[0, 0, 0, 0, 0, 0, 0, 0]
Incomplete Best-First random walk after 10001 steps, including 69 resets, run finished after 13 ms. (steps per millisecond=769 ) properties seen :[0, 0, 0, 0, 0, 0, 0, 0]
Incomplete Best-First random walk after 10001 steps, including 78 resets, run finished after 19 ms. (steps per millisecond=526 ) properties seen :[0, 0, 0, 0, 0, 0, 0, 0]
Incomplete Best-First random walk after 10001 steps, including 89 resets, run finished after 11 ms. (steps per millisecond=909 ) properties seen :[0, 0, 0, 0, 0, 0, 0, 0]
// Phase 1: matrix 88 rows 57 cols
[2020-06-05 16:00:18] [INFO ] Computed 3 place invariants in 12 ms
[2020-06-05 16:00:18] [INFO ] [Real]Absence check using 2 positive place invariants in 17 ms returned sat
[2020-06-05 16:00:18] [INFO ] [Real]Absence check using 2 positive and 1 generalized place invariants in 3 ms returned sat
[2020-06-05 16:00:18] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2020-06-05 16:00:18] [INFO ] [Real]Absence check using state equation in 71 ms returned sat
[2020-06-05 16:00:18] [INFO ] Solution in real domain found non-integer solution.
[2020-06-05 16:00:18] [INFO ] [Nat]Absence check using 2 positive place invariants in 7 ms returned unsat
[2020-06-05 16:00:18] [INFO ] [Real]Absence check using 2 positive place invariants in 4 ms returned sat
[2020-06-05 16:00:18] [INFO ] [Real]Absence check using 2 positive and 1 generalized place invariants in 3 ms returned sat
[2020-06-05 16:00:18] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2020-06-05 16:00:18] [INFO ] [Real]Absence check using state equation in 32 ms returned unsat
[2020-06-05 16:00:18] [INFO ] [Real]Absence check using 2 positive place invariants in 4 ms returned unsat
[2020-06-05 16:00:18] [INFO ] [Real]Absence check using 2 positive place invariants in 3 ms returned sat
[2020-06-05 16:00:18] [INFO ] [Real]Absence check using 2 positive and 1 generalized place invariants in 2 ms returned unsat
[2020-06-05 16:00:18] [INFO ] [Real]Absence check using 2 positive place invariants in 4 ms returned unsat
[2020-06-05 16:00:18] [INFO ] [Real]Absence check using 2 positive place invariants in 3 ms returned unsat
[2020-06-05 16:00:18] [INFO ] [Real]Absence check using 2 positive place invariants in 4 ms returned sat
[2020-06-05 16:00:18] [INFO ] [Real]Absence check using 2 positive and 1 generalized place invariants in 2 ms returned sat
[2020-06-05 16:00:18] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2020-06-05 16:00:18] [INFO ] [Real]Absence check using state equation in 48 ms returned sat
[2020-06-05 16:00:18] [INFO ] Solution in real domain found non-integer solution.
[2020-06-05 16:00:18] [INFO ] [Nat]Absence check using 2 positive place invariants in 4 ms returned unsat
[2020-06-05 16:00:18] [INFO ] [Real]Absence check using 2 positive place invariants in 3 ms returned sat
[2020-06-05 16:00:18] [INFO ] [Real]Absence check using 2 positive and 1 generalized place invariants in 2 ms returned sat
[2020-06-05 16:00:18] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2020-06-05 16:00:18] [INFO ] [Real]Absence check using state equation in 59 ms returned sat
[2020-06-05 16:00:18] [INFO ] Solution in real domain found non-integer solution.
[2020-06-05 16:00:18] [INFO ] [Nat]Absence check using 2 positive place invariants in 3 ms returned unsat
FORMULA AirplaneLD-PT-0010-ReachabilityCardinality-11 TRUE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA AirplaneLD-PT-0010-ReachabilityCardinality-08 FALSE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA AirplaneLD-PT-0010-ReachabilityCardinality-07 FALSE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA AirplaneLD-PT-0010-ReachabilityCardinality-06 TRUE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA AirplaneLD-PT-0010-ReachabilityCardinality-03 TRUE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA AirplaneLD-PT-0010-ReachabilityCardinality-02 TRUE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA AirplaneLD-PT-0010-ReachabilityCardinality-01 TRUE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA AirplaneLD-PT-0010-ReachabilityCardinality-00 TRUE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
All properties solved without resorting to model-checking.
--------------------
content from stderr:
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="AirplaneLD-PT-0010"
export BK_EXAMINATION="ReachabilityCardinality"
export BK_TOOL="itslola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-4028"
echo " Executing tool itslola"
echo " Input is AirplaneLD-PT-0010, examination is ReachabilityCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r166-smll-158987787400246"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/AirplaneLD-PT-0010.tgz
mv AirplaneLD-PT-0010 execution
cd execution
if [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "UpperBounds" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] || [ "ReachabilityCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "ReachabilityCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "ReachabilityCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "ReachabilityCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property ReachabilityCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "ReachabilityCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME ReachabilityCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;