About the Execution of ITS-Tools for SimpleLoadBal-PT-10
Execution Summary | |||||
Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
15742.870 | 32917.00 | 45997.00 | 90.80 | TTTTFFTTTFFTFTFT | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fko/mcc2020-input.r156-oct2-158972914300612.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fko/mcc2020-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
............................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-4028
Executing tool itstools
Input is SimpleLoadBal-PT-10, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r156-oct2-158972914300612
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 724K
-rw-r--r-- 1 mcc users 4.7K Apr 12 17:44 CTLCardinality.txt
-rw-r--r-- 1 mcc users 23K Apr 12 17:44 CTLCardinality.xml
-rw-r--r-- 1 mcc users 3.4K Apr 11 20:01 CTLFireability.txt
-rw-r--r-- 1 mcc users 17K Apr 11 20:01 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.0K Mar 24 05:38 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K Mar 24 05:38 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.6K Apr 14 12:51 LTLCardinality.txt
-rw-r--r-- 1 mcc users 28K Apr 30 14:52 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.8K Apr 14 12:51 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Apr 30 14:52 LTLFireability.xml
-rw-r--r-- 1 mcc users 3.6K Apr 10 20:32 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 15K Apr 10 20:32 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 3.9K Apr 10 05:21 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 19K Apr 10 05:21 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.8K Apr 10 22:29 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.9K Apr 10 22:29 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 24 05:38 equiv_col
-rw-r--r-- 1 mcc users 3 Mar 24 05:38 instance
-rw-r--r-- 1 mcc users 6 Mar 24 05:38 iscolored
-rw-r--r-- 1 mcc users 530K Mar 24 05:38 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME SimpleLoadBal-PT-10-CTLFireability-00
FORMULA_NAME SimpleLoadBal-PT-10-CTLFireability-01
FORMULA_NAME SimpleLoadBal-PT-10-CTLFireability-02
FORMULA_NAME SimpleLoadBal-PT-10-CTLFireability-03
FORMULA_NAME SimpleLoadBal-PT-10-CTLFireability-04
FORMULA_NAME SimpleLoadBal-PT-10-CTLFireability-05
FORMULA_NAME SimpleLoadBal-PT-10-CTLFireability-06
FORMULA_NAME SimpleLoadBal-PT-10-CTLFireability-07
FORMULA_NAME SimpleLoadBal-PT-10-CTLFireability-08
FORMULA_NAME SimpleLoadBal-PT-10-CTLFireability-09
FORMULA_NAME SimpleLoadBal-PT-10-CTLFireability-10
FORMULA_NAME SimpleLoadBal-PT-10-CTLFireability-11
FORMULA_NAME SimpleLoadBal-PT-10-CTLFireability-12
FORMULA_NAME SimpleLoadBal-PT-10-CTLFireability-13
FORMULA_NAME SimpleLoadBal-PT-10-CTLFireability-14
FORMULA_NAME SimpleLoadBal-PT-10-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1589917115467
[2020-05-19 19:38:38] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -z3path, /home/mcc/BenchKit//z3/bin/z3, -yices2path, /home/mcc/BenchKit//yices/bin/yices, -its, -ltsminpath, /home/mcc/BenchKit//lts_install_dir/, -greatspnpath, /home/mcc/BenchKit//greatspn/, -order, META, -manyOrder, -smt, -timeout, 3600]
[2020-05-19 19:38:38] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2020-05-19 19:38:38] [INFO ] Load time of PNML (sax parser for PT used): 123 ms
[2020-05-19 19:38:38] [INFO ] Transformed 104 places.
[2020-05-19 19:38:38] [INFO ] Transformed 605 transitions.
[2020-05-19 19:38:38] [INFO ] Parsed PT model containing 104 places and 605 transitions in 170 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 24 ms.
Incomplete random walk after 100000 steps, including 0 resets, run finished after 424 ms. (steps per millisecond=235 ) properties seen :[1, 0, 1, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 1, 1]
[2020-05-19 19:38:38] [INFO ] Flow matrix only has 475 transitions (discarded 130 similar events)
// Phase 1: matrix 475 rows 104 cols
[2020-05-19 19:38:38] [INFO ] Computed 29 place invariants in 16 ms
[2020-05-19 19:38:38] [INFO ] [Real]Absence check using 25 positive place invariants in 18 ms returned sat
[2020-05-19 19:38:38] [INFO ] [Real]Absence check using 25 positive and 4 generalized place invariants in 3 ms returned unsat
[2020-05-19 19:38:38] [INFO ] [Real]Absence check using 25 positive place invariants in 11 ms returned sat
[2020-05-19 19:38:38] [INFO ] [Real]Absence check using 25 positive and 4 generalized place invariants in 2 ms returned unsat
[2020-05-19 19:38:38] [INFO ] [Real]Absence check using 25 positive place invariants in 7 ms returned sat
[2020-05-19 19:38:38] [INFO ] [Real]Absence check using 25 positive and 4 generalized place invariants in 2 ms returned unsat
[2020-05-19 19:38:39] [INFO ] [Real]Absence check using 25 positive place invariants in 15 ms returned sat
[2020-05-19 19:38:39] [INFO ] [Real]Absence check using 25 positive and 4 generalized place invariants in 3 ms returned unsat
[2020-05-19 19:38:39] [INFO ] [Real]Absence check using 25 positive place invariants in 13 ms returned sat
[2020-05-19 19:38:39] [INFO ] [Real]Absence check using 25 positive and 4 generalized place invariants in 2 ms returned unsat
[2020-05-19 19:38:39] [INFO ] [Real]Absence check using 25 positive place invariants in 6 ms returned unsat
[2020-05-19 19:38:39] [INFO ] [Real]Absence check using 25 positive place invariants in 9 ms returned unsat
[2020-05-19 19:38:39] [INFO ] [Real]Absence check using 25 positive place invariants in 3 ms returned unsat
[2020-05-19 19:38:39] [INFO ] [Real]Absence check using 25 positive place invariants in 6 ms returned sat
[2020-05-19 19:38:39] [INFO ] [Real]Absence check using 25 positive and 4 generalized place invariants in 2 ms returned unsat
[2020-05-19 19:38:39] [INFO ] [Real]Absence check using 25 positive place invariants in 5 ms returned unsat
[2020-05-19 19:38:39] [INFO ] [Real]Absence check using 25 positive place invariants in 6 ms returned sat
[2020-05-19 19:38:39] [INFO ] [Real]Absence check using 25 positive and 4 generalized place invariants in 1 ms returned unsat
[2020-05-19 19:38:39] [INFO ] [Real]Absence check using 25 positive place invariants in 6 ms returned sat
[2020-05-19 19:38:39] [INFO ] [Real]Absence check using 25 positive and 4 generalized place invariants in 2 ms returned sat
[2020-05-19 19:38:39] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2020-05-19 19:38:39] [INFO ] [Real]Absence check using state equation in 102 ms returned sat
[2020-05-19 19:38:39] [INFO ] State equation strengthened by 221 read => feed constraints.
[2020-05-19 19:38:39] [INFO ] [Real]Added 221 Read/Feed constraints in 109 ms returned sat
[2020-05-19 19:38:39] [INFO ] Solution in real domain found non-integer solution.
[2020-05-19 19:38:39] [INFO ] [Nat]Absence check using 25 positive place invariants in 9 ms returned sat
[2020-05-19 19:38:39] [INFO ] [Nat]Absence check using 25 positive and 4 generalized place invariants in 1 ms returned sat
[2020-05-19 19:38:39] [INFO ] [Nat]Adding state equation constraints to refine reachable states.
[2020-05-19 19:38:40] [INFO ] [Nat]Absence check using state equation in 636 ms returned sat
[2020-05-19 19:38:40] [INFO ] [Nat]Added 221 Read/Feed constraints in 73 ms returned sat
[2020-05-19 19:38:40] [INFO ] Computed and/alt/rep : 595/39742/465 causal constraints in 135 ms.
[2020-05-19 19:38:55] [INFO ] Added : 280 causal constraints over 56 iterations in 15230 ms. Result :sat
[2020-05-19 19:38:55] [INFO ] [Real]Absence check using 25 positive place invariants in 4 ms returned unsat
Successfully simplified 12 atomic propositions for a total of 12 simplifications.
[2020-05-19 19:38:55] [INFO ] Initial state reduction rules for CTL removed 4 formulas.
[2020-05-19 19:38:55] [INFO ] Flatten gal took : 83 ms
[2020-05-19 19:38:55] [INFO ] Initial state reduction rules for CTL removed 4 formulas.
[2020-05-19 19:38:55] [INFO ] Flatten gal took : 45 ms
FORMULA SimpleLoadBal-PT-10-CTLFireability-09 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA SimpleLoadBal-PT-10-CTLFireability-04 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA SimpleLoadBal-PT-10-CTLFireability-02 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA SimpleLoadBal-PT-10-CTLFireability-01 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2020-05-19 19:38:55] [INFO ] Applying decomposition
[2020-05-19 19:38:56] [INFO ] Flatten gal took : 39 ms
Converted graph to binary with : CommandLine [args=[/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.louvain.binaries_1.0.0.202005100927/bin/convert-linux64, -i, /tmp/graph14283706648714624266.txt, -o, /tmp/graph14283706648714624266.bin, -w, /tmp/graph14283706648714624266.weights], workingDir=null]
Built communities with : CommandLine [args=[/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.louvain.binaries_1.0.0.202005100927/bin/louvain-linux64, /tmp/graph14283706648714624266.bin, -l, -1, -v, -w, /tmp/graph14283706648714624266.weights, -q, 0, -e, 0.001], workingDir=null]
[2020-05-19 19:38:56] [INFO ] Decomposing Gal with order
[2020-05-19 19:38:56] [INFO ] Rewriting arrays to variables to allow decomposition.
[2020-05-19 19:38:56] [INFO ] Removed a total of 1462 redundant transitions.
[2020-05-19 19:38:56] [INFO ] Flatten gal took : 106 ms
[2020-05-19 19:38:56] [INFO ] Fuse similar labels procedure discarded/fused a total of 121 labels/synchronizations in 16 ms.
[2020-05-19 19:38:56] [INFO ] Time to serialize gal into /home/mcc/execution/CTLFireability.pnml.gal : 4 ms
[2020-05-19 19:38:56] [INFO ] Time to serialize properties into /home/mcc/execution/CTLFireability.ctl : 1 ms
Invoking ITS tools like this :CommandLine [args=[/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202005100927/bin/its-ctl-linux64, --gc-threshold, 2000000, --quiet, -i, /home/mcc/execution/CTLFireability.pnml.gal, -t, CGAL, -ctl, /home/mcc/execution/CTLFireability.ctl], workingDir=/home/mcc/execution]
its-ctl command run as :
/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202005100927/bin/its-ctl-linux64 --gc-threshold 2000000 --quiet -i /home/mcc/execution/CTLFireability.pnml.gal -t CGAL -ctl /home/mcc/execution/CTLFireability.ctl
No direction supplied, using forward translation only.
Parsed 12 CTL formulae.
built 63 ordering constraints for composite.
built 9 ordering constraints for composite.
built 9 ordering constraints for composite.
built 3 ordering constraints for composite.
built 9 ordering constraints for composite.
built 3 ordering constraints for composite.
built 9 ordering constraints for composite.
built 32 ordering constraints for composite.
built 25 ordering constraints for composite.
built 44 ordering constraints for composite.
built 9 ordering constraints for composite.
built 9 ordering constraints for composite.
built 9 ordering constraints for composite.
built 9 ordering constraints for composite.
Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
reachable,4.06034e+08,0.674774,22464,679,141,29800,554,853,32030,142,3943,0
Converting to forward existential form...Done !
original formula: EF((!(AF((((i2.u17.P_lb_routing_1_10>=1)&&(i12.u24.P_lb_load_1_4>=1))&&(i12.u24.P_lb_load_2_4>=1)))) * (((i3.u13.P_server_notification_2<1)||(i12.u24.P_lb_idle_1<1))||(i12.u24.P_lb_load_2_5<1))))
=> equivalent forward existential formula: [FwdG((FwdU(Init,TRUE) * (((i3.u13.P_server_notification_2<1)||(i12.u24.P_lb_idle_1<1))||(i12.u24.P_lb_load_2_5<1))),!((((i2.u17.P_lb_routing_1_10>=1)&&(i12.u24.P_lb_load_1_4>=1))&&(i12.u24.P_lb_load_2_4>=1))))] != FALSE
Using saturation style SCC detection
Using saturation style SCC detection
Using saturation style SCC detection
Using saturation style SCC detection
Fast SCC detection found an SCC at level 9
Fast SCC detection found an SCC at level 10
Fast SCC detection found an SCC at level 11
Fast SCC detection found an SCC at level 12
(forward)formula 0,1,1.10372,23900,1,0,36656,1939,2901,45315,643,8840,112596
FORMULA SimpleLoadBal-PT-10-CTLFireability-00 TRUE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL USE_NUPN
Formula is TRUE !
***************************************
original formula: EF(AX((((((i6.u16.P_server_request_9_2>=1)&&(i12.u24.P_lb_balancing_1>=1))&&(i5.u26.P_lb_load_1_6>=1))&&(i7.u27.P_lb_load_2_8>=1))||(((i3.u13.P_server_notification_2>=1)&&(i12.u24.P_lb_balancing_1>=1))&&(i12.u24.P_lb_load_2_5>=1)))))
=> equivalent forward existential formula: [(FwdU(Init,TRUE) * !(EX(!((((((i6.u16.P_server_request_9_2>=1)&&(i12.u24.P_lb_balancing_1>=1))&&(i5.u26.P_lb_load_1_6>=1))&&(i7.u27.P_lb_load_2_8>=1))||(((i3.u13.P_server_notification_2>=1)&&(i12.u24.P_lb_balancing_1>=1))&&(i12.u24.P_lb_load_2_5>=1)))))))] != FALSE
Reverse transition relation is NOT exact ! Due to transitions T_server_process_1, T_server_process_2, T_server_process_3, T_server_process_4, T_server_process_5, T_server_process_6, T_server_process_7, T_server_process_8, T_server_process_9, T_server_process_10, T_server_process_11, T_server_process_12, T_server_process_13, T_server_process_14, T_server_process_15, T_server_process_16, T_server_process_17, T_server_process_18, T_server_process_19, T_server_process_20, T_lb_idle_receive_notification_4, T_lb_idle_receive_notification_6, T_lb_idle_receive_notification_15, T_lb_idle_receive_notification_18, T_lb_no_balance_72, T_lb_balance_to_1_501, T_lb_balance_to_1_502, T_lb_balance_to_1_503, T_lb_balance_to_1_504, T_lb_balance_to_1_505, T_lb_balance_to_1_506, T_lb_balance_to_1_507, T_lb_balance_to_1_508, T_lb_balance_to_1_509, T_lb_balance_to_1_510, T_lb_balancing_receive_notification_3, T_lb_balancing_receive_notification_7, T_lb_balancing_receive_notification_13, T_lb_balancing_receive_notification_16, Intersection with reachable at each step enabled. (destroyed/reverse/intersect/total) :160/235/39/434
(forward)formula 1,1,1.62518,37892,1,0,63424,2469,4334,70744,711,10030,199450
FORMULA SimpleLoadBal-PT-10-CTLFireability-03 TRUE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL USE_NUPN
Formula is TRUE !
***************************************
original formula: AX(FALSE)
=> equivalent forward existential formula: [(EY(Init) * !(FALSE))] = FALSE
(forward)formula 2,0,1.6262,37892,1,0,63467,2469,4334,70777,711,10030,199793
FORMULA SimpleLoadBal-PT-10-CTLFireability-05 FALSE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL USE_NUPN
Formula is FALSE !
***************************************
original formula: EG((EX(((((i9.u20.P_lb_routing_1_4>=1)&&(i5.u26.P_lb_load_1_6>=1))&&(i5.u26.P_lb_load_2_6>=1))||(((i4.u12.P_server_notification_1>=1)&&(i12.u24.P_lb_idle_1>=1))&&(i12.u24.P_lb_load_1_5>=1)))) + EX(((i4.u11.P_server_waiting_1<1)||(i4.u12.P_server_notification_ack_1<1)))))
=> equivalent forward existential formula: [FwdG(Init,(EX(((((i9.u20.P_lb_routing_1_4>=1)&&(i5.u26.P_lb_load_1_6>=1))&&(i5.u26.P_lb_load_2_6>=1))||(((i4.u12.P_server_notification_1>=1)&&(i12.u24.P_lb_idle_1>=1))&&(i12.u24.P_lb_load_1_5>=1)))) + EX(((i4.u11.P_server_waiting_1<1)||(i4.u12.P_server_notification_ack_1<1)))))] != FALSE
(forward)formula 3,1,9.09198,230612,1,0,471041,2499,4372,349844,715,10846,1243062
FORMULA SimpleLoadBal-PT-10-CTLFireability-06 TRUE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL USE_NUPN
Formula is TRUE !
***************************************
original formula: EG(TRUE)
=> equivalent forward existential formula: [FwdG(Init,TRUE)] != FALSE
(forward)formula 4,1,9.96208,242492,1,0,489919,2539,4559,366329,724,11289,1312778
FORMULA SimpleLoadBal-PT-10-CTLFireability-07 TRUE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL USE_NUPN
Formula is TRUE !
***************************************
original formula: (AG(EX(((i5.u1.P_client_waiting_2<1)||(i5.u1.P_client_ack_2<1)))) + (EX(EF(((((i7.u18.P_server_request_7_2>=1)&&(i12.u24.P_lb_balancing_1>=1))&&(i12.u25.P_lb_load_1_1>=1))&&(i12.u24.P_lb_load_2_3>=1)))) * AF(((i5.u1.P_client_idle_2>=1)||((((i6.u16.P_server_request_9_2>=1)&&(i12.u24.P_lb_balancing_1>=1))&&(i7.u27.P_lb_load_1_8>=1))&&(i7.u27.P_lb_load_2_10>=1))))))
=> equivalent forward existential formula: ([((Init * !(!(E(TRUE U !(EX(((i5.u1.P_client_waiting_2<1)||(i5.u1.P_client_ack_2<1)))))))) * !(EX(E(TRUE U ((((i7.u18.P_server_request_7_2>=1)&&(i12.u24.P_lb_balancing_1>=1))&&(i12.u25.P_lb_load_1_1>=1))&&(i12.u24.P_lb_load_2_3>=1))))))] = FALSE * [FwdG((Init * !(!(E(TRUE U !(EX(((i5.u1.P_client_waiting_2<1)||(i5.u1.P_client_ack_2<1)))))))),!(((i5.u1.P_client_idle_2>=1)||((((i6.u16.P_server_request_9_2>=1)&&(i12.u24.P_lb_balancing_1>=1))&&(i7.u27.P_lb_load_1_8>=1))&&(i7.u27.P_lb_load_2_10>=1)))))] = FALSE)
(forward)formula 5,1,10.8458,257540,1,0,519718,2543,4805,391955,743,11552,1383271
FORMULA SimpleLoadBal-PT-10-CTLFireability-08 TRUE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL USE_NUPN
Formula is TRUE !
***************************************
original formula: E((((((i0.u15.P_server_request_3_2<1)||(i12.u24.P_lb_balancing_1<1))||(i12.u25.P_lb_load_1_2<1))||(i12.u24.P_lb_load_2_4<1))&&(((i2.u17.P_lb_routing_1_10<1)||(i7.u27.P_lb_load_1_8<1))||(i7.u27.P_lb_load_2_9<1))) U AX((((i11.u23.P_lb_routing_1_8>=1)&&(i12.u25.P_lb_load_1_1>=1))&&(i12.u25.P_lb_load_2_1>=1))))
=> equivalent forward existential formula: [(FwdU(Init,(((((i0.u15.P_server_request_3_2<1)||(i12.u24.P_lb_balancing_1<1))||(i12.u25.P_lb_load_1_2<1))||(i12.u24.P_lb_load_2_4<1))&&(((i2.u17.P_lb_routing_1_10<1)||(i7.u27.P_lb_load_1_8<1))||(i7.u27.P_lb_load_2_9<1)))) * !(EX(!((((i11.u23.P_lb_routing_1_8>=1)&&(i12.u25.P_lb_load_1_1>=1))&&(i12.u25.P_lb_load_2_1>=1))))))] != FALSE
(forward)formula 6,0,10.8666,258068,1,0,519923,2543,4818,392206,745,11552,1383753
FORMULA SimpleLoadBal-PT-10-CTLFireability-10 FALSE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL USE_NUPN
Formula is FALSE !
***************************************
original formula: AG((((((i11.u23.P_lb_routing_1_8<1)||(i12.u24.P_lb_load_1_4<1))||(i12.u24.P_lb_load_2_3<1)) + !(EG((((i9.u20.P_lb_routing_1_4>=1)&&(i12.u25.P_lb_load_1_2>=1))&&(i12.u25.P_lb_load_2_1>=1))))) + (((i10.u22.P_lb_routing_1_6>=1)&&(i12.u24.P_lb_load_1_4>=1))&&(i12.u24.P_lb_load_2_3>=1))))
=> equivalent forward existential formula: [FwdG(((FwdU(Init,TRUE) * !((((i10.u22.P_lb_routing_1_6>=1)&&(i12.u24.P_lb_load_1_4>=1))&&(i12.u24.P_lb_load_2_3>=1)))) * !((((i11.u23.P_lb_routing_1_8<1)||(i12.u24.P_lb_load_1_4<1))||(i12.u24.P_lb_load_2_3<1)))),(((i9.u20.P_lb_routing_1_4>=1)&&(i12.u25.P_lb_load_1_2>=1))&&(i12.u25.P_lb_load_2_1>=1)))] = FALSE
(forward)formula 7,1,10.8782,258068,1,0,520038,2549,4863,392410,749,11568,1384091
FORMULA SimpleLoadBal-PT-10-CTLFireability-11 TRUE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL USE_NUPN
Formula is TRUE !
***************************************
original formula: AF(EG((((i0.u15.P_lb_routing_1_3>=1)&&(i12.u25.P_lb_load_1_1>=1))&&(i12.u25.P_lb_load_2_1>=1))))
=> equivalent forward existential formula: [FwdG(Init,!(EG((((i0.u15.P_lb_routing_1_3>=1)&&(i12.u25.P_lb_load_1_1>=1))&&(i12.u25.P_lb_load_2_1>=1)))))] = FALSE
(forward)formula 8,0,10.9352,259916,1,0,525128,2552,4880,395431,749,11568,1397728
FORMULA SimpleLoadBal-PT-10-CTLFireability-12 FALSE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL USE_NUPN
Formula is FALSE !
***************************************
original formula: EG(TRUE)
=> equivalent forward existential formula: [FwdG(Init,TRUE)] != FALSE
(forward)formula 9,1,10.9353,259916,1,0,525128,2552,4880,395431,749,11568,1397728
FORMULA SimpleLoadBal-PT-10-CTLFireability-13 TRUE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL USE_NUPN
Formula is TRUE !
***************************************
original formula: AG(AF(((((i1.u21.P_server_request_5_1>=1)&&(i12.u24.P_lb_balancing_1>=1))&&(i5.u26.P_lb_load_1_6>=1))&&(i12.u24.P_lb_load_2_4>=1))))
=> equivalent forward existential formula: [FwdG(FwdU(Init,TRUE),!(((((i1.u21.P_server_request_5_1>=1)&&(i12.u24.P_lb_balancing_1>=1))&&(i5.u26.P_lb_load_1_6>=1))&&(i12.u24.P_lb_load_2_4>=1))))] = FALSE
(forward)formula 10,0,11.5234,273116,1,0,544829,2552,4935,409268,751,11568,1449241
FORMULA SimpleLoadBal-PT-10-CTLFireability-14 FALSE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL USE_NUPN
Formula is FALSE !
***************************************
original formula: EF((((((i3.u10.P_server_waiting_2>=1)&&(i3.u13.P_server_notification_ack_2>=1))&&(((i4.u12.P_server_notification_1<1)||(i12.u24.P_lb_balancing_1<1))||(i7.u27.P_lb_load_1_10<1)))&&((((((i8.u19.P_lb_routing_1_1<1)||(i7.u27.P_lb_load_1_8<1))||(i7.u27.P_lb_load_2_8<1))||(i4.u12.P_server_notification_1<1))||(i12.u24.P_lb_balancing_1<1))||(i7.u27.P_lb_load_1_9<1)))&&(((((i4.u11.P_server_idle_1<1)||(i1.u21.P_server_request_5_1<1))||(i11.u23.P_lb_routing_1_8<1))||(i12.u24.P_lb_load_1_4<1))||(i12.u24.P_lb_load_2_4<1))))
=> equivalent forward existential formula: [(FwdU(Init,TRUE) * (((((i3.u10.P_server_waiting_2>=1)&&(i3.u13.P_server_notification_ack_2>=1))&&(((i4.u12.P_server_notification_1<1)||(i12.u24.P_lb_balancing_1<1))||(i7.u27.P_lb_load_1_10<1)))&&((((((i8.u19.P_lb_routing_1_1<1)||(i7.u27.P_lb_load_1_8<1))||(i7.u27.P_lb_load_2_8<1))||(i4.u12.P_server_notification_1<1))||(i12.u24.P_lb_balancing_1<1))||(i7.u27.P_lb_load_1_9<1)))&&(((((i4.u11.P_server_idle_1<1)||(i1.u21.P_server_request_5_1<1))||(i11.u23.P_lb_routing_1_8<1))||(i12.u24.P_lb_load_1_4<1))||(i12.u24.P_lb_load_2_4<1))))] != FALSE
(forward)formula 11,1,11.5476,273644,1,0,545505,2552,4987,410311,755,11576,1451962
FORMULA SimpleLoadBal-PT-10-CTLFireability-15 TRUE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL USE_NUPN
Formula is TRUE !
***************************************
BK_STOP 1589917148384
--------------------
content from stderr:
+ export BINDIR=/home/mcc/BenchKit/
+ BINDIR=/home/mcc/BenchKit/
++ pwd
+ export MODEL=/home/mcc/execution
+ MODEL=/home/mcc/execution
+ [[ CTLFireability = StateSpace ]]
+ /home/mcc/BenchKit//runeclipse.sh /home/mcc/execution CTLFireability -its -ltsminpath /home/mcc/BenchKit//lts_install_dir/ -greatspnpath /home/mcc/BenchKit//greatspn/ -order META -manyOrder -smt -timeout 3600
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ /home/mcc/BenchKit//itstools/its-tools -data /home/mcc/execution/workspace -pnfolder /home/mcc/execution -examination CTLFireability -z3path /home/mcc/BenchKit//z3/bin/z3 -yices2path /home/mcc/BenchKit//yices/bin/yices -its -ltsminpath /home/mcc/BenchKit//lts_install_dir/ -greatspnpath /home/mcc/BenchKit//greatspn/ -order META -manyOrder -smt -timeout 3600 -vmargs -Dosgi.locking=none -Declipse.stateSaveDelayInterval=-1 -Dosgi.configuration.area=/tmp/.eclipse -Xss128m -Xms40m -Xmx16000m -Dfile.encoding=UTF-8 -Dosgi.requiredJavaVersion=1.6
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="SimpleLoadBal-PT-10"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="itstools"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-4028"
echo " Executing tool itstools"
echo " Input is SimpleLoadBal-PT-10, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r156-oct2-158972914300612"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/SimpleLoadBal-PT-10.tgz
mv SimpleLoadBal-PT-10 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;