fond
Model Checking Contest 2020
10th edition, Paris, France, June 23, 2020
Execution of r141-smll-158961510800292
Last Updated
Jun 28, 2020

About the Execution of ITS-Tools for Railroad-PT-005

Execution Summary
Max Memory
Used (MB)
Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
15741.780 6295.00 11844.00 345.70 TTTTFFFTFTTFFFFF normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2020-input.r141-smll-158961510800292.qcow2', fmt=qcow2 size=4294967296 backing_file='/data/fkordon/mcc2020-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
.......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-4028
Executing tool itstools
Input is Railroad-PT-005, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r141-smll-158961510800292
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 200K
-rw-r--r-- 1 mcc users 3.7K Apr 12 08:37 CTLCardinality.txt
-rw-r--r-- 1 mcc users 19K Apr 12 08:37 CTLCardinality.xml
-rw-r--r-- 1 mcc users 2.3K Apr 11 09:46 CTLFireability.txt
-rw-r--r-- 1 mcc users 13K Apr 11 09:46 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.0K Mar 24 05:38 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.0K Mar 24 05:38 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.5K Apr 14 12:47 LTLCardinality.txt
-rw-r--r-- 1 mcc users 23K Apr 28 14:02 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K Apr 14 12:47 LTLFireability.txt
-rw-r--r-- 1 mcc users 15K Apr 28 14:02 LTLFireability.xml
-rw-r--r-- 1 mcc users 3.3K Apr 10 14:53 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 15K Apr 10 14:53 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 3.3K Apr 9 21:29 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 20K Apr 9 21:29 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Apr 10 22:28 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Apr 10 22:28 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 24 05:38 equiv_col
-rw-r--r-- 1 mcc users 4 Mar 24 05:38 instance
-rw-r--r-- 1 mcc users 6 Mar 24 05:38 iscolored
-rw-r--r-- 1 mcc users 30K Mar 24 05:38 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME Railroad-PT-005-CTLFireability-00
FORMULA_NAME Railroad-PT-005-CTLFireability-01
FORMULA_NAME Railroad-PT-005-CTLFireability-02
FORMULA_NAME Railroad-PT-005-CTLFireability-03
FORMULA_NAME Railroad-PT-005-CTLFireability-04
FORMULA_NAME Railroad-PT-005-CTLFireability-05
FORMULA_NAME Railroad-PT-005-CTLFireability-06
FORMULA_NAME Railroad-PT-005-CTLFireability-07
FORMULA_NAME Railroad-PT-005-CTLFireability-08
FORMULA_NAME Railroad-PT-005-CTLFireability-09
FORMULA_NAME Railroad-PT-005-CTLFireability-10
FORMULA_NAME Railroad-PT-005-CTLFireability-11
FORMULA_NAME Railroad-PT-005-CTLFireability-12
FORMULA_NAME Railroad-PT-005-CTLFireability-13
FORMULA_NAME Railroad-PT-005-CTLFireability-14
FORMULA_NAME Railroad-PT-005-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1590072721730

[2020-05-21 14:52:04] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -z3path, /home/mcc/BenchKit//z3/bin/z3, -yices2path, /home/mcc/BenchKit//yices/bin/yices, -its, -ltsminpath, /home/mcc/BenchKit//lts_install_dir/, -greatspnpath, /home/mcc/BenchKit//greatspn/, -order, META, -manyOrder, -smt, -timeout, 3600]
[2020-05-21 14:52:04] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2020-05-21 14:52:04] [INFO ] Load time of PNML (sax parser for PT used): 84 ms
[2020-05-21 14:52:04] [INFO ] Transformed 68 places.
[2020-05-21 14:52:04] [INFO ] Transformed 56 transitions.
[2020-05-21 14:52:04] [INFO ] Parsed PT model containing 68 places and 56 transitions in 163 ms.
Deduced a syphon composed of 16 places in 1 ms
Reduce places removed 16 places and 5 transitions.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 35 ms.
Incomplete random walk after 100000 steps, including 0 resets, run finished after 597 ms. (steps per millisecond=167 ) properties seen :[1, 1, 1, 1, 1, 0, 1, 1, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 1, 1, 1, 1, 1, 1]
// Phase 1: matrix 51 rows 52 cols
[2020-05-21 14:52:05] [INFO ] Computed 26 place invariants in 12 ms
[2020-05-21 14:52:05] [INFO ] [Real]Absence check using 12 positive place invariants in 35 ms returned sat
[2020-05-21 14:52:05] [INFO ] [Real]Absence check using 12 positive and 14 generalized place invariants in 10 ms returned unsat
[2020-05-21 14:52:05] [INFO ] [Real]Absence check using 12 positive place invariants in 9 ms returned sat
[2020-05-21 14:52:05] [INFO ] [Real]Absence check using 12 positive and 14 generalized place invariants in 8 ms returned unsat
[2020-05-21 14:52:05] [INFO ] [Real]Absence check using 12 positive place invariants in 9 ms returned sat
[2020-05-21 14:52:05] [INFO ] [Real]Absence check using 12 positive and 14 generalized place invariants in 5 ms returned unsat
Successfully simplified 3 atomic propositions for a total of 3 simplifications.
[2020-05-21 14:52:06] [INFO ] Initial state reduction rules for CTL removed 10 formulas.
[2020-05-21 14:52:06] [INFO ] Flatten gal took : 63 ms
[2020-05-21 14:52:06] [INFO ] Initial state reduction rules for CTL removed 10 formulas.
[2020-05-21 14:52:06] [INFO ] Flatten gal took : 20 ms
FORMULA Railroad-PT-005-CTLFireability-15 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA Railroad-PT-005-CTLFireability-14 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA Railroad-PT-005-CTLFireability-13 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA Railroad-PT-005-CTLFireability-12 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA Railroad-PT-005-CTLFireability-11 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA Railroad-PT-005-CTLFireability-08 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA Railroad-PT-005-CTLFireability-07 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA Railroad-PT-005-CTLFireability-05 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA Railroad-PT-005-CTLFireability-02 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA Railroad-PT-005-CTLFireability-00 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2020-05-21 14:52:06] [INFO ] Applying decomposition
[2020-05-21 14:52:06] [INFO ] Flatten gal took : 16 ms
Converted graph to binary with : CommandLine [args=[/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.louvain.binaries_1.0.0.202005100927/bin/convert-linux64, -i, /tmp/graph19122426762260561.txt, -o, /tmp/graph19122426762260561.bin, -w, /tmp/graph19122426762260561.weights], workingDir=null]
Built communities with : CommandLine [args=[/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.louvain.binaries_1.0.0.202005100927/bin/louvain-linux64, /tmp/graph19122426762260561.bin, -l, -1, -v, -w, /tmp/graph19122426762260561.weights, -q, 0, -e, 0.001], workingDir=null]
[2020-05-21 14:52:06] [INFO ] Decomposing Gal with order
[2020-05-21 14:52:06] [INFO ] Rewriting arrays to variables to allow decomposition.
[2020-05-21 14:52:06] [INFO ] Removed a total of 60 redundant transitions.
[2020-05-21 14:52:06] [INFO ] Flatten gal took : 55 ms
[2020-05-21 14:52:06] [INFO ] Fuse similar labels procedure discarded/fused a total of 10 labels/synchronizations in 7 ms.
[2020-05-21 14:52:06] [INFO ] Time to serialize gal into /home/mcc/execution/CTLFireability.pnml.gal : 4 ms
[2020-05-21 14:52:06] [INFO ] Time to serialize properties into /home/mcc/execution/CTLFireability.ctl : 2 ms
Invoking ITS tools like this :CommandLine [args=[/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202005100927/bin/its-ctl-linux64, --gc-threshold, 2000000, --quiet, -i, /home/mcc/execution/CTLFireability.pnml.gal, -t, CGAL, -ctl, /home/mcc/execution/CTLFireability.ctl], workingDir=/home/mcc/execution]

its-ctl command run as :

/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202005100927/bin/its-ctl-linux64 --gc-threshold 2000000 --quiet -i /home/mcc/execution/CTLFireability.pnml.gal -t CGAL -ctl /home/mcc/execution/CTLFireability.ctl
No direction supplied, using forward translation only.
Parsed 6 CTL formulae.
built 11 ordering constraints for composite.
built 5 ordering constraints for composite.
built 5 ordering constraints for composite.
built 17 ordering constraints for composite.
built 8 ordering constraints for composite.
built 5 ordering constraints for composite.
built 5 ordering constraints for composite.
Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
reachable,1838,0.030942,4656,148,74,818,180,176,718,72,224,0


Converting to forward existential form...Done !
original formula: EG(((((i1.u9.pl_P23_1<1)||(i1.u10.pl_P34_5<1))||(i1.u2.pl_P40_4<1)) + AX(((((((u6.pl_P11_1>=1)&&(u6.pl_P29_1>=1))&&(i1.u9.pl_P39_1>=1))&&(i0.u0.pl_P0_1>=1))&&(i2.u12.pl_P2_1>=1))&&(i0.u13.pl_P6_1>=1)))))
=> equivalent forward existential formula: [FwdG(Init,((((i1.u9.pl_P23_1<1)||(i1.u10.pl_P34_5<1))||(i1.u2.pl_P40_4<1)) + !(EX(!(((((((u6.pl_P11_1>=1)&&(u6.pl_P29_1>=1))&&(i1.u9.pl_P39_1>=1))&&(i0.u0.pl_P0_1>=1))&&(i2.u12.pl_P2_1>=1))&&(i0.u13.pl_P6_1>=1)))))))] != FALSE
Reverse transition relation is NOT exact ! Due to transitions tr_T18_1, tr_T24_3, tr_T24_4, tr_T24_5, tr_T3_1, Intersection with reachable at each step enabled. (destroyed/reverse/intersect/total) :0/35/5/40
Fast SCC detection found an SCC at level 4
Fast SCC detection found an SCC at level 5
Fast SCC detection found an SCC at level 6
(forward)formula 0,1,0.097693,6476,1,0,3854,425,644,3811,365,665,9706
FORMULA Railroad-PT-005-CTLFireability-01 TRUE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL USE_NUPN
Formula is TRUE !

***************************************

original formula: AX((((EF(((u6.pl_P10_1>=1)&&(u6.pl_P29_2>=1))) + (i1.u9.pl_P23_1<1)) + (i1.u9.pl_P34_2<1)) + (i1.u2.pl_P40_4<1)))
=> equivalent forward existential formula: [((((EY(Init) * !((i1.u2.pl_P40_4<1))) * !((i1.u9.pl_P34_2<1))) * !((i1.u9.pl_P23_1<1))) * !(E(TRUE U ((u6.pl_P10_1>=1)&&(u6.pl_P29_2>=1)))))] = FALSE
(forward)formula 1,1,0.104417,6740,1,0,4153,431,751,4147,373,674,10897
FORMULA Railroad-PT-005-CTLFireability-03 TRUE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL USE_NUPN
Formula is TRUE !

***************************************

original formula: AX((((i1.u9.pl_P23_1>=1)&&(i1.u9.pl_P34_3>=1))&&(i3.u3.pl_P40_5>=1)))
=> equivalent forward existential formula: [(EY(Init) * !((((i1.u9.pl_P23_1>=1)&&(i1.u9.pl_P34_3>=1))&&(i3.u3.pl_P40_5>=1))))] = FALSE
(forward)formula 2,0,0.105607,6740,1,0,4192,431,765,4169,375,674,11034
FORMULA Railroad-PT-005-CTLFireability-04 FALSE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL USE_NUPN
Formula is FALSE !

***************************************

original formula: EF(((((i1.u9.pl_P23_1>=1)&&(i1.u9.pl_P34_2>=1))&&(i6.u11.pl_P40_3>=1)) * ((AG(((i0.u13.pl_P16_1>=1)&&(i0.u13.pl_P4_1>=1))) + ((i1.u10.pl_P34_5>=1)&&(i5.u1.pl_P40_2>=1))) + ((i1.u9.pl_P34_4>=1)&&(i5.u1.pl_P40_2>=1)))))
=> equivalent forward existential formula: (([((FwdU(Init,TRUE) * (((i1.u9.pl_P23_1>=1)&&(i1.u9.pl_P34_2>=1))&&(i6.u11.pl_P40_3>=1))) * !(E(TRUE U !(((i0.u13.pl_P16_1>=1)&&(i0.u13.pl_P4_1>=1))))))] != FALSE + [((FwdU(Init,TRUE) * (((i1.u9.pl_P23_1>=1)&&(i1.u9.pl_P34_2>=1))&&(i6.u11.pl_P40_3>=1))) * ((i1.u10.pl_P34_5>=1)&&(i5.u1.pl_P40_2>=1)))] != FALSE) + [((FwdU(Init,TRUE) * (((i1.u9.pl_P23_1>=1)&&(i1.u9.pl_P34_2>=1))&&(i6.u11.pl_P40_3>=1))) * ((i1.u9.pl_P34_4>=1)&&(i5.u1.pl_P40_2>=1)))] != FALSE)
(forward)formula 3,0,0.109251,7004,1,0,4236,431,796,4183,379,674,11303
FORMULA Railroad-PT-005-CTLFireability-06 FALSE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL USE_NUPN
Formula is FALSE !

***************************************

original formula: !(AX((EF((((i1.u9.pl_P23_1>=1)&&(i1.u9.pl_P34_2>=1))&&(i0.u0.pl_P40_1>=1))) * EG((((i0.u0.pl_P0_1>=1)&&(i2.u12.pl_P2_1>=1))&&(i0.u13.pl_P6_1>=1))))))
=> equivalent forward existential formula: ([(EY(Init) * !(E(TRUE U (((i1.u9.pl_P23_1>=1)&&(i1.u9.pl_P34_2>=1))&&(i0.u0.pl_P40_1>=1)))))] != FALSE + [(EY(Init) * !(EG((((i0.u0.pl_P0_1>=1)&&(i2.u12.pl_P2_1>=1))&&(i0.u13.pl_P6_1>=1)))))] != FALSE)
(forward)formula 4,1,0.125369,7268,1,0,5851,432,815,5267,379,675,14694
FORMULA Railroad-PT-005-CTLFireability-09 TRUE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL USE_NUPN
Formula is TRUE !

***************************************

original formula: EX((((((((((i1.u9.pl_P23_1<1)||(i1.u9.pl_P34_3<1))||(i0.u0.pl_P40_1<1))||(i1.u9.pl_P34_2<1))||(i1.u10.pl_P34_6<1))||(i5.u1.pl_P40_2<1))||(i6.u7.pl_P15_1<1))||(i2.u12.pl_P2_1<1)) + !(AF((((i1.u9.pl_P23_1>=1)&&(i1.u10.pl_P34_6>=1))&&(i6.u11.pl_P40_3>=1))))))
=> equivalent forward existential formula: ([(EY(Init) * ((((((((i1.u9.pl_P23_1<1)||(i1.u9.pl_P34_3<1))||(i0.u0.pl_P40_1<1))||(i1.u9.pl_P34_2<1))||(i1.u10.pl_P34_6<1))||(i5.u1.pl_P40_2<1))||(i6.u7.pl_P15_1<1))||(i2.u12.pl_P2_1<1)))] != FALSE + [FwdG(EY(Init),!((((i1.u9.pl_P23_1>=1)&&(i1.u10.pl_P34_6>=1))&&(i6.u11.pl_P40_3>=1))))] != FALSE)
(forward)formula 5,1,0.130323,7532,1,0,5873,432,846,5299,385,680,14943
FORMULA Railroad-PT-005-CTLFireability-10 TRUE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL USE_NUPN
Formula is TRUE !

***************************************


BK_STOP 1590072728025

--------------------
content from stderr:

+ export BINDIR=/home/mcc/BenchKit/
+ BINDIR=/home/mcc/BenchKit/
++ pwd
+ export MODEL=/home/mcc/execution
+ MODEL=/home/mcc/execution
+ [[ CTLFireability = StateSpace ]]
+ /home/mcc/BenchKit//runeclipse.sh /home/mcc/execution CTLFireability -its -ltsminpath /home/mcc/BenchKit//lts_install_dir/ -greatspnpath /home/mcc/BenchKit//greatspn/ -order META -manyOrder -smt -timeout 3600
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ /home/mcc/BenchKit//itstools/its-tools -data /home/mcc/execution/workspace -pnfolder /home/mcc/execution -examination CTLFireability -z3path /home/mcc/BenchKit//z3/bin/z3 -yices2path /home/mcc/BenchKit//yices/bin/yices -its -ltsminpath /home/mcc/BenchKit//lts_install_dir/ -greatspnpath /home/mcc/BenchKit//greatspn/ -order META -manyOrder -smt -timeout 3600 -vmargs -Dosgi.locking=none -Declipse.stateSaveDelayInterval=-1 -Dosgi.configuration.area=/tmp/.eclipse -Xss128m -Xms40m -Xmx16000m -Dfile.encoding=UTF-8 -Dosgi.requiredJavaVersion=1.6

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="Railroad-PT-005"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="itstools"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-4028"
echo " Executing tool itstools"
echo " Input is Railroad-PT-005, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r141-smll-158961510800292"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/Railroad-PT-005.tgz
mv Railroad-PT-005 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;