Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2020-input.r141-smll-158961510400007.qcow2', fmt=qcow2 size=4294967296 backing_file='/data/fkordon/mcc2020-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
............................
=====================================================================
Generated by BenchKit 2-4028
Executing tool itstools
Input is RERS17pb113-PT-1, examination is ReachabilityFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r141-smll-158961510400007
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 15M
-rw-r--r-- 1 mcc users 3.8K Apr 12 07:06 CTLCardinality.txt
-rw-r--r-- 1 mcc users 22K Apr 12 07:06 CTLCardinality.xml
-rw-r--r-- 1 mcc users 3.2K Apr 11 08:00 CTLFireability.txt
-rw-r--r-- 1 mcc users 17K Apr 11 08:00 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.0K Mar 24 05:37 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.0K Mar 24 05:37 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.4K Apr 14 12:48 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K Apr 28 14:02 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.8K Apr 14 12:48 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Apr 28 14:02 LTLFireability.xml
-rw-r--r-- 1 mcc users 3.1K Apr 10 13:58 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 15K Apr 10 13:58 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 3.7K Apr 9 20:28 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 18K Apr 9 20:28 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Apr 10 22:24 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Apr 10 22:24 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 24 05:37 equiv_col
-rw-r--r-- 1 mcc users 2 Mar 24 05:37 instance
-rw-r--r-- 1 mcc users 6 Mar 24 05:37 iscolored
-rw-r--r-- 1 mcc users 15M Mar 24 05:37 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME RERS17pb113-PT-1-ReachabilityFireability-00
FORMULA_NAME RERS17pb113-PT-1-ReachabilityFireability-01
FORMULA_NAME RERS17pb113-PT-1-ReachabilityFireability-02
FORMULA_NAME RERS17pb113-PT-1-ReachabilityFireability-03
FORMULA_NAME RERS17pb113-PT-1-ReachabilityFireability-04
FORMULA_NAME RERS17pb113-PT-1-ReachabilityFireability-05
FORMULA_NAME RERS17pb113-PT-1-ReachabilityFireability-06
FORMULA_NAME RERS17pb113-PT-1-ReachabilityFireability-07
FORMULA_NAME RERS17pb113-PT-1-ReachabilityFireability-08
FORMULA_NAME RERS17pb113-PT-1-ReachabilityFireability-09
FORMULA_NAME RERS17pb113-PT-1-ReachabilityFireability-10
FORMULA_NAME RERS17pb113-PT-1-ReachabilityFireability-11
FORMULA_NAME RERS17pb113-PT-1-ReachabilityFireability-12
FORMULA_NAME RERS17pb113-PT-1-ReachabilityFireability-13
FORMULA_NAME RERS17pb113-PT-1-ReachabilityFireability-14
FORMULA_NAME RERS17pb113-PT-1-ReachabilityFireability-15

=== Now, execution of the tool begins

BK_START 1589679125291

[2020-05-17 01:32:08] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, ReachabilityFireability, -z3path, /home/mcc/BenchKit//z3/bin/z3, -yices2path, /home/mcc/BenchKit//yices/bin/yices, -its, -ltsminpath, /home/mcc/BenchKit//lts_install_dir/, -greatspnpath, /home/mcc/BenchKit//greatspn/, -order, META, -manyOrder, -smt, -timeout, 3600]
[2020-05-17 01:32:08] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2020-05-17 01:32:09] [INFO ] Load time of PNML (sax parser for PT used): 1038 ms
[2020-05-17 01:32:09] [INFO ] Transformed 639 places.
[2020-05-17 01:32:09] [INFO ] Transformed 31353 transitions.
[2020-05-17 01:32:09] [INFO ] Found NUPN structural information;
[2020-05-17 01:32:09] [INFO ] Parsed PT model containing 639 places and 31353 transitions in 1305 ms.
Parsed 16 properties from file /home/mcc/execution/ReachabilityFireability.xml in 426 ms.
Working with output stream class java.io.PrintStream
Incomplete random walk after 10000 steps, including 2 resets, run finished after 567 ms. (steps per millisecond=17 ) properties seen :[0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0]
FORMULA RERS17pb113-PT-1-ReachabilityFireability-12 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA RERS17pb113-PT-1-ReachabilityFireability-07 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA RERS17pb113-PT-1-ReachabilityFireability-03 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA RERS17pb113-PT-1-ReachabilityFireability-02 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Incomplete Best-First random walk after 10001 steps, including 0 resets, run finished after 83 ms. (steps per millisecond=120 ) properties seen :[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Incomplete Best-First random walk after 10001 steps, including 0 resets, run finished after 64 ms. (steps per millisecond=156 ) properties seen :[0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
FORMULA RERS17pb113-PT-1-ReachabilityFireability-01 TRUE TECHNIQUES TOPOLOGICAL BESTFIRST_WALK
Incomplete Best-First random walk after 10001 steps, including 0 resets, run finished after 116 ms. (steps per millisecond=86 ) properties seen :[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Incomplete Best-First random walk after 10000 steps, including 0 resets, run finished after 84 ms. (steps per millisecond=119 ) properties seen :[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Incomplete Best-First random walk after 10001 steps, including 0 resets, run finished after 72 ms. (steps per millisecond=138 ) properties seen :[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Incomplete Best-First random walk after 10001 steps, including 0 resets, run finished after 60 ms. (steps per millisecond=166 ) properties seen :[0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0]
FORMULA RERS17pb113-PT-1-ReachabilityFireability-08 FALSE TECHNIQUES TOPOLOGICAL BESTFIRST_WALK
Incomplete Best-First random walk after 10001 steps, including 0 resets, run finished after 47 ms. (steps per millisecond=212 ) properties seen :[0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Incomplete Best-First random walk after 10001 steps, including 0 resets, run finished after 50 ms. (steps per millisecond=200 ) properties seen :[0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Incomplete Best-First random walk after 10001 steps, including 0 resets, run finished after 45 ms. (steps per millisecond=222 ) properties seen :[0, 0, 0, 0, 0, 0, 1, 0, 0, 0]
FORMULA RERS17pb113-PT-1-ReachabilityFireability-11 FALSE TECHNIQUES TOPOLOGICAL BESTFIRST_WALK
Incomplete Best-First random walk after 10001 steps, including 0 resets, run finished after 55 ms. (steps per millisecond=181 ) properties seen :[0, 0, 0, 0, 0, 0, 0, 0, 0]
Incomplete Best-First random walk after 10001 steps, including 0 resets, run finished after 51 ms. (steps per millisecond=196 ) properties seen :[0, 0, 0, 0, 0, 0, 0, 0, 0]
Incomplete Best-First random walk after 10001 steps, including 0 resets, run finished after 53 ms. (steps per millisecond=188 ) properties seen :[0, 0, 0, 0, 0, 0, 0, 0, 0]
[2020-05-17 01:32:11] [INFO ] Flow matrix only has 18326 transitions (discarded 13027 similar events)
// Phase 1: matrix 18326 rows 639 cols
[2020-05-17 01:32:11] [INFO ] Computed 25 place invariants in 122 ms
[2020-05-17 01:32:12] [INFO ] [Real]Absence check using 13 positive place invariants in 53 ms returned sat
[2020-05-17 01:32:12] [INFO ] [Real]Absence check using 13 positive and 12 generalized place invariants in 9 ms returned sat
[2020-05-17 01:32:12] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2020-05-17 01:32:16] [WARNING] SMT solver failed with error :java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Broken pipe (= s12 (- (+ t2319 t2321 t2323 t2325 t2327 t2329 t2331 t2333 t2335 t2337 t2339 t2341 t2343 t2345 t2347 t2349 t6065 t6066 t6067 t6068 t6069 t6070 t6071 t6072 t6073 t6074 t6075 t6076 t6077 t6078 t6079 t6080 t6081 t6969 t6978 t6986 t6995 t7157 t7162 t7167 t7172 t7177 t7182 t7187 t7192 t7197 t7410 t7423 t7436) (+ t3978 t3979 t3980 t3981 t3982 t3983 t3984 t3985 t3986 t3987 t3988 t3989 t3990 t3991 t3992 t3993 t3994 t10111 t10113 t10115 t10117 t10119 t10121 t10274 t10276 t10278 t10280 t10282 t10284 t10286 t10288 t10290 t10292 t18153 t18157 t18161 t18165 t18169 t18173 t18177 t18181)))") while checking expression at index 0
[2020-05-17 01:32:17] [INFO ] [Real]Absence check using 13 positive place invariants in 38 ms returned sat
[2020-05-17 01:32:17] [INFO ] [Real]Absence check using 13 positive and 12 generalized place invariants in 7 ms returned sat
[2020-05-17 01:32:17] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2020-05-17 01:32:21] [INFO ] SMT solver returned unknown. Retrying;
[2020-05-17 01:32:21] [INFO ] [Real]Absence check using state equation in 4856 ms returned (error "Failed to check-sat")
[2020-05-17 01:32:22] [INFO ] [Real]Absence check using 13 positive place invariants in 35 ms returned sat
[2020-05-17 01:32:22] [INFO ] [Real]Absence check using 13 positive and 12 generalized place invariants in 7 ms returned sat
[2020-05-17 01:32:22] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2020-05-17 01:32:26] [INFO ] SMT solver returned unknown. Retrying;
[2020-05-17 01:32:26] [INFO ] [Real]Absence check using state equation in 4853 ms returned (error "Failed to check-sat")
[2020-05-17 01:32:27] [INFO ] [Real]Absence check using 13 positive place invariants in 30 ms returned unsat
[2020-05-17 01:32:27] [INFO ] [Real]Absence check using 13 positive place invariants in 35 ms returned sat
[2020-05-17 01:32:27] [INFO ] [Real]Absence check using 13 positive and 12 generalized place invariants in 6 ms returned sat
[2020-05-17 01:32:27] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2020-05-17 01:32:32] [INFO ] SMT solver returned unknown. Retrying;
[2020-05-17 01:32:32] [INFO ] [Real]Absence check using state equation in 4852 ms returned (error "Failed to check-sat")
[2020-05-17 01:32:32] [INFO ] [Real]Absence check using 13 positive place invariants in 36 ms returned unsat
[2020-05-17 01:32:32] [INFO ] [Real]Absence check using 13 positive place invariants in 45 ms returned sat
[2020-05-17 01:32:32] [INFO ] [Real]Absence check using 13 positive and 12 generalized place invariants in 9 ms returned sat
[2020-05-17 01:32:32] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2020-05-17 01:32:37] [INFO ] SMT solver returned unknown. Retrying;
[2020-05-17 01:32:37] [INFO ] [Real]Absence check using state equation in 4835 ms returned unknown
[2020-05-17 01:32:37] [INFO ] [Real]Absence check using 13 positive place invariants in 36 ms returned sat
[2020-05-17 01:32:37] [INFO ] [Real]Absence check using 13 positive and 12 generalized place invariants in 6 ms returned sat
[2020-05-17 01:32:37] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2020-05-17 01:32:42] [INFO ] SMT solver returned unknown. Retrying;
[2020-05-17 01:32:42] [INFO ] [Real]Absence check using state equation in 4879 ms returned (error "Failed to check-sat")
[2020-05-17 01:32:42] [INFO ] [Real]Absence check using 13 positive place invariants in 54 ms returned sat
[2020-05-17 01:32:42] [INFO ] [Real]Absence check using 13 positive and 12 generalized place invariants in 9 ms returned sat
[2020-05-17 01:32:42] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2020-05-17 01:32:47] [INFO ] SMT solver returned unknown. Retrying;
[2020-05-17 01:32:47] [INFO ] [Real]Absence check using state equation in 4810 ms returned (error "Failed to check-sat")
FORMULA RERS17pb113-PT-1-ReachabilityFireability-10 FALSE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA RERS17pb113-PT-1-ReachabilityFireability-06 TRUE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
Support contains 48 out of 639 places. Attempting structural reductions.
Starting structural reductions, iteration 0 : 639/639 places, 31353/31353 transitions.
Ensure Unique test removed 12 places
Iterating post reduction 0 with 12 rules applied. Total rules applied 12 place count 627 transition count 31353
Applied a total of 12 rules in 444 ms. Remains 627 /639 variables (removed 12) and now considering 31353/31353 (removed 0) transitions.
Finished structural reductions, in 1 iterations. Remains : 627/639 places, 31353/31353 transitions.
Interrupted random walk after 939696 steps, including 163 resets, run timeout after 30001 ms. (steps per millisecond=31 ) properties seen :[0, 0, 0, 1, 0, 0, 0]
FORMULA RERS17pb113-PT-1-ReachabilityFireability-09 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Interrupted Best-First random walk after 922372 steps, including 13 resets, run timeout after 5001 ms. (steps per millisecond=184 ) properties seen :[0, 0, 0, 0, 0, 0]
Incomplete Best-First random walk after 1000000 steps, including 2 resets, run finished after 4459 ms. (steps per millisecond=224 ) properties seen :[0, 0, 0, 0, 0, 0]
Incomplete Best-First random walk after 1000001 steps, including 8 resets, run finished after 3903 ms. (steps per millisecond=256 ) properties seen :[0, 0, 0, 0, 0, 0]
Incomplete Best-First random walk after 1000001 steps, including 14 resets, run finished after 4632 ms. (steps per millisecond=215 ) properties seen :[0, 0, 0, 0, 0, 0]
Incomplete Best-First random walk after 1000000 steps, including 6 resets, run finished after 3828 ms. (steps per millisecond=261 ) properties seen :[0, 0, 0, 0, 0, 0]
Incomplete Best-First random walk after 1000001 steps, including 8 resets, run finished after 4925 ms. (steps per millisecond=203 ) properties seen :[0, 0, 0, 0, 0, 0]
[2020-05-17 01:33:44] [INFO ] Flow matrix only has 18326 transitions (discarded 13027 similar events)
// Phase 1: matrix 18326 rows 627 cols
[2020-05-17 01:33:44] [INFO ] Computed 13 place invariants in 89 ms
[2020-05-17 01:33:44] [INFO ] [Real]Absence check using 13 positive place invariants in 36 ms returned sat
[2020-05-17 01:33:44] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2020-05-17 01:34:18] [INFO ] [Real]Absence check using state equation in 34113 ms returned unsat
[2020-05-17 01:34:18] [INFO ] [Real]Absence check using 13 positive place invariants in 35 ms returned sat
[2020-05-17 01:34:18] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2020-05-17 01:34:49] [INFO ] [Real]Absence check using state equation in 30973 ms returned sat
[2020-05-17 01:34:51] [INFO ] State equation strengthened by 829 read => feed constraints.
[2020-05-17 01:34:56] [INFO ] SMT solver returned unknown. Retrying;
[2020-05-17 01:34:59] [INFO ] [Real]Added 829 Read/Feed constraints in 8788 ms returned unknown
[2020-05-17 01:34:59] [INFO ] [Real]Absence check using 13 positive place invariants in 35 ms returned sat
[2020-05-17 01:34:59] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2020-05-17 01:35:31] [INFO ] [Real]Absence check using state equation in 31978 ms returned sat
[2020-05-17 01:35:38] [INFO ] SMT solver returned unknown. Retrying;
[2020-05-17 01:35:41] [INFO ] [Real]Added 829 Read/Feed constraints in 8632 ms returned unknown
[2020-05-17 01:35:41] [INFO ] [Real]Absence check using 13 positive place invariants in 35 ms returned sat
[2020-05-17 01:35:41] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2020-05-17 01:36:24] [INFO ] [Real]Absence check using state equation in 43813 ms returned sat
[2020-05-17 01:36:26] [WARNING] SMT solver failed with error :java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Stream closed (=> (> t871 0) (or (or (> t1488 0) (> t1489 0) (> t1490 0) (> t1491 0) (> t1492 0) (> t1493 0) (> t1494 0) (> t1495 0) (> t1496 0) (> t1497 0) (> t1498 0) (> t1499 0) (> t1500 0) (> t1501 0) (> t1502 0) (> t1503 0) (> t6443 0) (> t6445 0) (> t6446 0) (> t6448 0) (> t13534 0) (> t13535 0) (> t13536 0) (> t13537 0) (> t13538 0) (> t13539 0) (> t13540 0) (> t13541 0) (> t13542 0) (> t13543 0) (> t13544 0) (> t13545 0) (> t13546 0) (> t13547 0) (> t13784 0) (> t13785 0) (> t15761 0) (> t15762 0) (> t15763 0) (> t15764 0) (> t15765 0) (> t15766 0) (> t15961 0) (> t15962 0) (> t15963 0) (> t15964 0) (> t15965 0) (> t15966 0) (> t15967 0) (> t15968 0) (> t15969 0) (> t15970 0) (> t15971 0) (> t15972 0) (> t15973 0) (> t15974 0) (> t15975 0) (> t15976 0) (> t15977 0) (> t15978 0) (> t15979 0) (> t15980 0) (> t15981 0) (> t15982 0) (> t15983 0) (> t15984 0) (> t15985 0) (> t15986 0)) (or (> t4971 0) (> t4972 0) (> t4973 0) (> t4974 0) (> t4975 0) (> t4976 0) (> t5243 0) (> t5244 0) (> t5245 0) (> t5246 0) (> t5247 0) (> t5248 0) (> t5249 0) (> t5250 0) (> t5251 0) (> t5252 0) (> t12436 0) (> t12437 0) (> t12438 0) (> t12439 0) (> t12440 0) (> t12441 0) (> t12442 0) (> t12443 0) (> t12444 0) (> t12445 0) (> t12634 0) (> t12635 0) (> t12636 0) (> t12637 0) (> t12638 0) (> t12642 0) (> t12644 0) (> t14661 0) (> t14662 0) (> t14663 0) (> t14664 0) (> t14665 0) (> t14666 0) (> t14667 0) (> t14668 0) (> t14669 0) (> t14670 0) (> t14671 0) (> t14672 0) (> t14673 0) (> t14674 0) (> t14675 0) (> t14676 0) (> t15559 0) (> t15560 0) (> t15561 0) (> t15562 0) (> t15563 0) (> t15564 0) (> t15565 0) (> t15566 0) (> t15567 0) (> t15568 0) (> t15569 0) (> t15570 0) (> t15571 0) (> t15572 0) (> t15573 0) (> t15574 0)) (or (> t6415 0) (> t6416 0) (> t6418 0) (> t6419 0) (> t12757 0) (> t12758 0) (> t12759 0) (> t12760 0) (> t12761 0) (> t12762 0) (> t12763 0) (> t12764 0) (> t12765 0) (> t12766 0) (> t12770 0) (> t12774 0) (> t12778 0) (> t12780 0) (> t12782 0) (> t12785 0) (> t12788 0) (> t14200 0) (> t14201 0) (> t14202 0) (> t14203 0) (> t14204 0) (> t14205 0) (> t14206 0) (> t14207 0) (> t14208 0) (> t14209 0) (> t14210 0) (> t14211 0) (> t14212 0) (> t14213 0) (> t14214 0) (> t14215 0) (> t14216 0) (> t14217 0) (> t14218 0) (> t14219 0) (> t14220 0) (> t14221 0) (> t14222 0) (> t14223 0) (> t14224 0) (> t14225 0) (> t14226 0) (> t14227 0) (> t14228 0) (> t14229 0) (> t14434 0) (> t14435 0) (> t17363 0) (> t17364 0) (> t17365 0) (> t17366 0) (> t17367 0) (> t17368 0) (> t17369 0) (> t17370 0) (> t17371 0) (> t17372 0) (> t17373 0) (> t17374 0) (> t17375 0) (> t17376 0) (> t17377 0) (> t17378 0)) (or (> t676 0) (> t678 0) (> t679 0) (> t680 0) (> t681 0) (> t682 0) (> t683 0) (> t684 0) (> t685 0) (> t686 0) (> t687 0) (> t688 0) (> t694 0) (> t696 0) (> t700 0) (> t702 0) (> t704 0) (> t709 0) (> t713 0) (> t720 0) (> t722 0) (> t724 0) (> t726 0) (> t728 0) (> t733 0) (> t734 0) (> t735 0) (> t905 0) (> t906 0) (> t907 0) (> t908 0) (> t909 0) (> t910 0) (> t4923 0) (> t4924 0) (> t4925 0) (> t4926 0) (> t4927 0) (> t4928 0) (> t4929 0) (> t4930 0) (> t4931 0) (> t4932 0) (> t4933 0) (> t4934 0) (> t4935 0) (> t4936 0) (> t4937 0) (> t4938 0) (> t8044 0) (> t8045 0) (> t8046 0) (> t8047 0) (> t8048 0) (> t8049 0) (> t8050 0) (> t8051 0) (> t8052 0) (> t8053 0) (> t8054 0) (> t8055 0) (> t8056 0) (> t8057 0) (> t8058 0) (> t8059 0) (> t17379 0) (> t17380 0) (> t17381 0) (> t17382 0) (> t17383 0) (> t17384 0) (> t17385 0) (> t17386 0) (> t17387 0) (> t17388 0) (> t17389 0) (> t17390 0) (> t17391 0) (> t17392 0) (> t17393 0) (> t17394 0)) (or (> t6437 0) (> t6438 0) (> t6440 0) (> t6441 0) (> t8777 0) (> t8778 0) (> t8779 0) (> t8780 0) (> t8783 0) (> t8784 0) (> t9045 0) (> t9047 0) (> t9049 0) (> t9052 0) (> t9057 0) (> t9061 0) (> t9065 0) (> t9067 0) (> t9069 0) (> t9072 0) (> t9075 0) (> t14677 0) (> t14678 0) (> t14679 0) (> t14680 0) (> t14681 0) (> t14682 0) (> t14683 0) (> t14684 0) (> t14685 0) (> t14686 0) (> t14687 0) (> t14688 0) (> t14689 0) (> t14690 0) (> t14691 0) (> t14692 0) (> t15575 0) (> t15576 0) (> t15577 0) (> t15578 0) (> t15579 0) (> t15580 0) (> t15581 0) (> t15582 0) (> t15583 0) (> t15584 0) (> t15585 0) (> t15586 0) (> t15587 0) (> t15588 0) (> t15589 0) (> t15590 0)) (or (> t4383 0) (> t4384 0) (> t8506 0) (> t8507 0) (> t8508 0) (> t8509 0) (> t8510 0) (> t8511 0) (> t8512 0) (> t8513 0) (> t8514 0) (> t8515 0) (> t8516 0) (> t8517 0) (> t8518 0) (> t8519 0) (> t9272 0) (> t9273 0) (> t9274 0) (> t9275 0) (> t9276 0) (> t9277 0) (> t9278 0) (> t9279 0) (> t9280 0) (> t9281 0) (> t9282 0) (> t9283 0) (> t9284 0) (> t9285 0) (> t9286 0) (> t9287 0) (> t9288 0) (> t10522 0) (> t10523 0) (> t10524 0) (> t10525 0) (> t10526 0) (> t10527 0) (> t10528 0) (> t10529 0) (> t10530 0) (> t10531 0) (> t10532 0) (> t10533 0) (> t10534 0) (> t10535 0) (> t10536 0) (> t10537 0) (> t10538 0) (> t10539 0) (> t10540 0) (> t10541 0) (> t10542 0) (> t10543 0) (> t10544 0) (> t10545 0) (> t10546 0) (> t10547 0) (> t10548 0) (> t10549 0) (> t10550 0) (> t10551 0) (> t10552 0) (> t10553 0) (> t10554 0) (> t16577 0) (> t16579 0) (> t16581 0) (> t16584 0) (> t16585 0) (> t16587 0) (> t16589 0) (> t16590 0) (> t16593 0) (> t16594 0) (> t16596 0) (> t16598 0) (> t16601 0) (> t16604 0) (> t16606 0) (> t16608 0)) (or (> t1635 0) (> t1667 0) (> t1699 0) (> t1824 0) (> t1840 0) (> t1856 0) (> t1872 0) (> t2158 0) (> t2174 0) (> t2190 0) (> t2206 0) (> t2222 0) (> t2548 0) (> t2564 0) (> t2580 0) (> t2596 0) (> t4385 0) (> t4386 0) (> t4387 0) (> t4388 0) (> t4389 0) (> t4390 0) (> t4391 0) (> t4392 0) (> t4393 0) (> t4394 0) (> t4395 0) (> t4396 0) (> t4397 0) (> t4398 0) (> t4399 0) (> t4400 0) (> t12646 0) (> t12648 0) (> t12651 0) (> t12653 0) (> t12659 0) (> t12661 0) (> t12664 0) (> t12667 0) (> t12673 0) (> t12676 0) (> t12678 0) (> t12681 0) (> t12683 0) (> t12685 0) (> t12687 0) (> t12688 0) (> t12689 0) (> t16088 0) (> t16090 0) (> t16091 0) (> t16093 0) (> t16095 0) (> t16097 0) (> t16098 0) (> t16099 0) (> t16100 0) (> t16102 0) (> t16104 0) (> t16105 0) (> t16107 0) (> t16109 0) (> t16110 0) (> t16112 0)) (or (> t7394 0) (> t7395 0) (> t7396 0) (> t7397 0) (> t7398 0) (> t7399 0) (> t7400 0) (> t7401 0) (> t7402 0) (> t7403 0) (> t7404 0) (> t7405 0) (> t7406 0) (> t7407 0) (> t7408 0) (> t7409 0) (> t8474 0) (> t8475 0) (> t8476 0) (> t8477 0) (> t8478 0) (> t8479 0) (> t8480 0) (> t8481 0) (> t8482 0) (> t8483 0) (> t8484 0) (> t8485 0) (> t8486 0) (> t8487 0) (> t8488 0) (> t8489 0) (> t13405 0) (> t13406 0) (> t13407 0) (> t13409 0) (> t13410 0) (> t13412 0) (> t13486 0) (> t13487 0) (> t13488 0) (> t13489 0) (> t13490 0) (> t13491 0) (> t13492 0) (> t13493 0) (> t13494 0) (> t13495 0) (> t13496 0) (> t13497 0) (> t13499 0) (> t13501 0) (> t13503 0) (> t13505 0) (> t13613 0) (> t13614 0) (> t13615 0) (> t13616 0) (> t13617 0) (> t13618 0) (> t13619 0) (> t13620 0) (> t13621 0) (> t13622 0) (> t13623 0) (> t13624 0) (> t13625 0) (> t13626 0) (> t13627 0) (> t13628 0) (> t13629 0) (> t13630 0) (> t13631 0) (> t13632 0) (> t13633 0) (> t13634 0) (> t13635 0) (> t13636 0) (> t13637 0) (> t13638 0)) (or (> t6185 0) (> t6186 0) (> t6188 0) (> t6189 0) (> t6190 0) (> t6192 0) (> t6194 0) (> t6196 0) (> t6197 0) (> t6198 0) (> t6200 0) (> t6201 0) (> t6203 0) (> t6205 0) (> t6206 0) (> t6207 0) (> t8490 0) (> t8491 0) (> t8492 0) (> t8493 0) (> t8494 0) (> t8495 0) (> t8496 0) (> t8497 0) (> t8498 0) (> t8499 0) (> t8500 0) (> t8501 0) (> t8502 0) (> t8503 0) (> t8504 0) (> t8505 0) (> t14452 0) (> t14453 0) (> t14454 0) (> t14455 0) (> t14456 0) (> t14457 0) (> t14458 0) (> t14459 0) (> t14460 0) (> t14461 0) (> t14462 0) (> t14463 0) (> t14464 0) (> t14465 0) (> t14466 0) (> t14467 0) (> t15346 0) (> t15347 0) (> t15348 0) (> t15349 0) (> t15350 0) (> t15351 0) (> t15352 0) (> t15353 0) (> t15354 0) (> t15355 0) (> t15356 0) (> t15357 0) (> t15358 0) (> t15359 0) (> t15360 0) (> t15361 0)) (or (> t6796 0) (> t6797 0) (> t6798 0) (> t6799 0) (> t6800 0) (> t6801 0) (> t6802 0) (> t6803 0) (> t6804 0) (> t6805 0) (> t6806 0) (> t6807 0) (> t6808 0) (> t6809 0) (> t6810 0) (> t6811 0) (> t6812 0) (> t7140 0) (> t7142 0) (> t7143 0) (> t7145 0) (> t7147 0) (> t7149 0) (> t7151 0) (> t7152 0) (> t7154 0) (> t7155 0) (> t7356 0) (> t7357 0) (> t7358 0) (> t7359 0) (> t7360 0) (> t7361 0) (> t15100 0) (> t15101 0) (> t15102 0) (> t15103 0) (> t15104 0) (> t15105 0) (> t15106 0) (> t15107 0) (> t15108 0) (> t15109 0) (> t15110 0) (> t15111 0) (> t15112 0) (> t15113 0) (> t15114 0) (> t15115 0) (> t17163 0) (> t17164 0) (> t17165 0) (> t17166 0) (> t17167 0) (> t17168 0) (> t17353 0) (> t17354 0) (> t17355 0) (> t17356 0) (> t17357 0) (> t17358 0) (> t17359 0) (> t17360 0) (> t17361 0) (> t17362 0)) (or (> t1100 0) (> t1102 0) (> t1103 0) (> t1105 0) (> t1107 0) (> t1109 0) (> t1110 0) (> t1111 0) (> t1112 0) (> t1114 0) (> t1116 0) (> t1117 0) (> t1119 0) (> t1121 0) (> t1122 0) (> t1124 0) (> t5664 0) (> t5665 0) (> t5666 0) (> t5667 0) (> t5668 0) (> t5669 0) (> t5670 0) (> t5671 0) (> t5672 0) (> t5673 0) (> t5674 0) (> t5675 0) (> t5676 0) (> t5677 0) (> t5678 0) (> t5679 0) (> t7530 0) (> t7531 0) (> t7532 0) (> t7533 0) (> t7534 0) (> t7535 0) (> t7536 0) (> t7537 0) (> t7538 0) (> t7539 0) (> t7540 0) (> t7541 0) (> t7542 0) (> t7543 0) (> t7719 0) (> t7720 0) (> t17976 0) (> t17977 0) (> t17978 0) (> t17979 0) (> t17980 0) (> t17981 0) (> t17982 0) (> t17983 0) (> t17984 0) (> t17985 0) (> t17986 0) (> t17987 0) (> t18182 0) (> t18183 0) (> t18184 0) (> t18185 0) (> t18186 0) (> t18187 0) (> t18188 0) (> t18189 0) (> t18190 0) (> t18191 0) (> t18192 0) (> t18193 0) (> t18194 0) (> t18195 0) (> t18196 0) (> t18197 0) (> t18198 0) (> t18199 0) (> t18200 0) (> t18201 0) (> t18202 0)) (or (> t1622 0) (> t1623 0) (> t1624 0) (> t1625 0) (> t1643 0) (> t1675 0) (> t1812 0) (> t1828 0) (> t1844 0) (> t1860 0) (> t1876 0) (> t2162 0) (> t2178 0) (> t2194 0) (> t2210 0) (> t2536 0) (> t2552 0) (> t2568 0) (> t2584 0) (> t2600 0) (> t12529 0) (> t12530 0) (> t12531 0) (> t12532 0) (> t12533 0) (> t12534 0) (> t12535 0) (> t12536 0) (> t12537 0) (> t12538 0) (> t12539 0) (> t12540 0) (> t12541 0) (> t12542 0) (> t12543 0) (> t12544 0) (> t12545 0) (> t15330 0) (> t15331 0) (> t15332 0) (> t15333 0) (> t15334 0) (> t15335 0) (> t15336 0) (> t15337 0) (> t15338 0) (> t15339 0) (> t15340 0) (> t15341 0) (> t15342 0) (> t15343 0) (> t15344 0) (> t15345 0)) (or (> t6389 0) (> t6390 0) (> t6392 0) (> t6393 0) (> t6395 0) (> t6397 0) (> t6398 0) (> t6400 0) (> t6402 0) (> t6403 0) (> t6405 0) (> t6407 0) (> t6408 0) (> t6410 0) (> t6411 0) (> t6413 0) (> t9915 0) (> t9916 0) (> t9917 0) (> t9918 0) (> t9919 0) (> t9920 0) (> t9921 0) (> t9922 0) (> t9923 0) (> t9924 0) (> t9925 0) (> t9926 0) (> t9927 0) (> t9928 0) (> t9929 0) (> t9930 0) (> t9931 0) (> t10246 0) (> t10247 0) (> t10248 0) (> t10249 0) (> t10250 0) (> t10251 0) (> t10252 0) (> t10253 0) (> t10254 0) (> t10255 0) (> t10256 0) (> t10257 0) (> t10258 0) (> t10259 0) (> t10260 0) (> t10261 0) (> t10262 0) (> t10263 0) (> t10264 0) (> t10265 0) (> t10266 0) (> t10267 0) (> t10268 0) (> t10269 0) (> t10270 0) (> t10271 0) (> t10272 0) (> t10516 0) (> t10517 0) (> t10518 0) (> t10519 0) (> t10520 0) (> t10521 0) (> t13271 0) (> t13273 0) (> t13275 0) (> t13276 0) (> t13278 0) (> t13280 0) (> t13282 0) (> t13284 0) (> t13286 0) (> t13288 0) (> t13290 0) (> t13291 0) (> t13292 0) (> t13293 0) (> t13295 0) (> t13297 0)) (or (> t1633 0) (> t1665 0) (> t1697 0) (> t1823 0) (> t1839 0) (> t1855 0) (> t1871 0) (> t2157 0) (> t2173 0) (> t2189 0) (> t2205 0) (> t2221 0) (> t2547 0) (> t2563 0) (> t2579 0) (> t2595 0) (> t7775 0) (> t7777 0) (> t7779 0) (> t7782 0) (> t7783 0) (> t7786 0) (> t7787 0) (> t7790 0) (> t7791 0) (> t7794 0) (> t7795 0) (> t7797 0) (> t7799 0) (> t7802 0) (> t7803 0) (> t7806 0) (> t9661 0) (> t9662 0) (> t9663 0) (> t9664 0) (> t9665 0) (> t9666 0) (> t9667 0) (> t9668 0) (> t9669 0) (> t9670 0) (> t9671 0) (> t9672 0) (> t9673 0) (> t9674 0) (> t9675 0) (> t9676 0) (> t9677 0) (> t16363 0) (> t16364 0) (> t16365 0) (> t16366 0) (> t16367 0) (> t16368 0) (> t16369 0) (> t16370 0) (> t16371 0) (> t16372 0) (> t16373 0) (> t16374 0) (> t16375 0) (> t16376 0) (> t16538 0) (> t16539 0)) (or (> t1598 0) (> t1599 0) (> t1600 0) (> t1601 0) (> t1653 0) (> t1685 0) (> t1817 0) (> t1833 0) (> t1849 0) (> t1865 0) (> t2151 0) (> t2167 0) (> t2183 0) (> t2199 0) (> t2215 0) (> t2541 0) (> t2557 0) (> t2573 0) (> t2589 0) (> t2832 0) (> t6311 0) (> t6312 0) (> t6313 0) (> t6314 0) (> t6315 0) (> t6316 0) (> t6317 0) (> t6318 0) (> t6319 0) (> t6320 0) (> t6321 0) (> t6322 0) (> t6323 0) (> t6324 0) (> t6325 0) (> t6326 0) (> t13834 0) (> t13835 0) (> t13836 0) (> t13837 0) (> t13838 0) (> t13839 0) (> t14004 0) (> t14006 0) (> t14009 0) (> t14011 0) (> t14013 0) (> t14015 0) (> t14018 0) (> t14021 0) (> t14024 0) (> t14026 0)) (or (> t9932 0) (> t9933 0) (> t9934 0) (> t9935 0) (> t9936 0) (> t9937 0) (> t10161 0) (> t10163 0) (> t10164 0) (> t10166 0) (> t10171 0) (> t10174 0) (> t10175 0) (> t10177 0) (> t10179 0) (> t10182 0) (> t10183 0) (> t10807 0) (> t10808 0) (> t10809 0) (> t10811 0) (> t10814 0) (> t11958 0) (> t11959 0) (> t11960 0) (> t11961 0) (> t12133 0) (> t12134 0) (> t12135 0) (> t12136 0) (> t12137 0) (> t12138 0) (> t12139 0) (> t12140 0) (> t12141 0) (> t12142 0) (> t12143 0) (> t12147 0) (> t12149 0) (> t16540 0) (> t16543 0) (> t16545 0) (> t16547 0) (> t16550 0) (> t16553 0) (> t16555 0) (> t16557 0) (> t16559 0) (> t16562 0) (> t16565 0) (> t16566 0) (> t16568 0) (> t16570 0) (> t16572 0) (> t16575 0) (> t17703 0) (> t17704 0) (> t17705 0) (> t17706 0) (> t17707 0) (> t17708 0) (> t17709 0) (> t17710 0) (> t17711 0) (> t17712 0) (> t17713 0) (> t17714 0) (> t17715 0) (> t17716 0) (> t17717 0) (> t17718 0) (> t17719 0) (> t17720 0) (> t17721 0) (> t17722 0) (> t17723 0) (> t17724 0) (> t17725 0) (> t17726 0) (> t17727 0) (> t17728 0) (> t17729 0) (> t17730 0)) (or (> t5873 0) (> t5874 0) (> t5875 0) (> t5876 0) (> t5877 0) (> t5878 0) (> t5879 0) (> t5880 0) (> t5881 0) (> t5882 0) (> t5883 0) (> t5884 0) (> t5885 0) (> t5886 0) (> t5887 0) (> t5888 0) (> t12871 0) (> t12873 0) (> t12876 0) (> t12878 0) (> t12884 0) (> t12886 0) (> t12889 0) (> t12892 0) (> t12898 0) (> t12901 0) (> t12903 0) (> t12906 0) (> t12908 0) (> t12910 0) (> t12912 0) (> t12916 0) (> t12918 0) (> t13639 0) (> t13640 0) (> t13641 0) (> t13642 0) (> t13643 0) (> t13644 0) (> t13645 0) (> t13646 0) (> t13647 0) (> t13648 0) (> t13649 0) (> t13650 0) (> t13651 0) (> t13652 0) (> t13912 0) (> t13913 0) (> t13914 0) (> t13915 0) (> t13916 0) (> t13917 0) (> t13918 0) (> t13919 0) (> t13920 0) (> t13921 0) (> t13922 0) (> t13923 0) (> t13924 0) (> t13925 0) (> t13926 0) (> t13927 0) (> t13928 0) (> t13929 0) (> t15591 0) (> t15592 0) (> t15593 0) (> t15594 0) (> t15595 0) (> t15596 0) (> t15597 0) (> t15598 0) (> t15599 0) (> t15600 0) (> t15601 0) (> t15602 0) (> t15603 0) (> t15604 0) (> t15605 0) (> t15606 0)) (or (> t1626 0) (> t1628 0) (> t1630 0) (> t1632 0) (> t7514 0) (> t7515 0) (> t7516 0) (> t7517 0) (> t7518 0) (> t7519 0) (> t7520 0) (> t7521 0) (> t7522 0) (> t7523 0) (> t7524 0) (> t7525 0) (> t7526 0) (> t7527 0) (> t7528 0) (> t7529 0) (> t15145 0) (> t15147 0) (> t15149 0) (> t15151 0) (> t15153 0) (> t15155 0) (> t15157 0) (> t15159 0) (> t15161 0) (> t15163 0) (> t15165 0) (> t15167 0) (> t15169 0) (> t15171 0) (> t15173 0) (> t15175 0) (> t17147 0) (> t17148 0) (> t17149 0) (> t17150 0) (> t17151 0) (> t17152 0) (> t17153 0) (> t17154 0) (> t17155 0) (> t17156 0) (> t17157 0) (> t17158 0) (> t17159 0) (> t17160 0) (> t17161 0) (> t17162 0)) (or (> t1657 0) (> t1689 0) (> t1819 0) (> t1835 0) (> t1851 0) (> t1867 0) (> t2153 0) (> t2169 0) (> t2185 0) (> t2201 0) (> t2217 0) (> t2543 0) (> t2559 0) (> t2575 0) (> t2591 0) (> t2836 0) (> t8688 0) (> t8690 0) (> t8693 0) (> t8695 0) (> t8701 0) (> t8703 0) (> t8706 0) (> t8969 0) (> t8970 0) (> t8971 0) (> t8972 0) (> t8973 0) (> t8974 0) (> t8975 0) (> t8976 0) (> t8977 0) (> t8978 0) (> t10186 0) (> t10188 0) (> t10189 0) (> t10191 0) (> t10194 0) (> t10196 0) (> t10200 0) (> t10201 0) (> t10203 0) (> t10205 0) (> t10208 0) (> t10210 0) (> t10212 0) (> t10214 0) (> t10215 0) (> t10216 0) (> t10217 0) (> t16801 0) (> t16803 0) (> t16804 0) (> t16806 0) (> t16807 0) (> t16809 0) (> t16811 0) (> t16812 0) (> t16814 0) (> t16815 0) (> t16817 0) (> t16819 0) (> t16821 0) (> t16823 0) (> t16825 0) (> t16827 0)) (or (> t6257 0) (> t6258 0) (> t6343 0) (> t6344 0) (> t6346 0) (> t6348 0) (> t6349 0) (> t6351 0) (> t6353 0) (> t6354 0) (> t6356 0) (> t6358 0) (> t6359 0) (> t6361 0) (> t6362 0) (> t6364 0) (> t10706 0) (> t10707 0) (> t10708 0) (> t10709 0) (> t10712 0) (> t10713 0) (> t10715 0) (> t10716 0) (> t10718 0) (> t10720 0) (> t10724 0) (> t10728 0) (> t10731 0) (> t10733 0) (> t10735 0) (> t10737 0) (> t10738 0) (> t13818 0) (> t13819 0) (> t13820 0) (> t13821 0) (> t13822 0) (> t13823 0) (> t13824 0) (> t13825 0) (> t13826 0) (> t13827 0) (> t13828 0) (> t13829 0) (> t13830 0) (> t13831 0) (> t13832 0) (> t13833 0) (> t14921 0) (> t14922 0) (> t14923 0) (> t14924 0) (> t14925 0) (> t14926 0) (> t14927 0) (> t14928 0) (> t14929 0) (> t14930 0) (> t14931 0) (> t14932 0) (> t14933 0) (> t14934 0) (> t14935 0) (> t14936 0)) (or (> t1631 0) (> t1663 0) (> t1695 0) (> t1822 0) (> t1838 0) (> t1854 0) (> t1870 0) (> t2156 0) (> t2172 0) (> t2188 0) (> t2204 0) (> t2220 0) (> t2546 0) (> t2562 0) (> t2578 0) (> t2594 0) (> t5615 0) (> t5617 0) (> t5619 0) (> t5621 0) (> t5623 0) (> t5625 0) (> t5627 0) (> t5629 0) (> t5631 0) (> t5633 0) (> t5635 0) (> t5637 0) (> t5639 0) (> t5641 0) (> t5643 0) (> t5645 0) (> t5712 0) (> t5713 0) (> t5714 0) (> t5715 0) (> t5716 0) (> t5717 0) (> t5718 0) (> t5719 0) (> t5720 0) (> t5721 0) (> t5722 0) (> t5723 0) (> t5724 0) (> t5725 0) (> t5726 0) (> t5727 0) (> t13802 0) (> t13803 0) (> t13804 0) (> t13805 0) (> t13806 0) (> t13807 0) (> t13808 0) (> t13809 0) (> t13810 0) (> t13811 0) (> t13812 0) (> t13813 0) (> t13814 0) (> t13815 0) (> t13816 0) (> t13817 0)) (or (> t8566 0) (> t8567 0) (> t8568 0) (> t8569 0) (> t8570 0) (> t8571 0) (> t8572 0) (> t8573 0) (> t8574 0) (> t8575 0) (> t8576 0) (> t8577 0) (> t8578 0) (> t8579 0) (> t8580 0) (> t8581 0) (> t9745 0) (> t9746 0) (> t9747 0) (> t9748 0) (> t9749 0) (> t9750 0) (> t9751 0) (> t9752 0) (> t9753 0) (> t9754 0) (> t9755 0) (> t9756 0) (> t9757 0) (> t9758 0) (> t9759 0) (> t9760 0) (> t9761 0) (> t9762 0) (> t9763 0) (> t9940 0) (> t9941 0) (> t9942 0) (> t9944 0) (> t9945 0) (> t9949 0) (> t9951 0) (> t9953 0) (> t9957 0) (> t9958 0) (> t9960 0) (> t9961 0) (> t9962 0) (> t9964 0) (> t12290 0) (> t12291 0) (> t12292 0) (> t12293 0) (> t12294 0) (> t12295 0) (> t12296 0) (> t12297 0) (> t12298 0) (> t12299 0) (> t12300 0) (> t12301 0) (> t12302 0) (> t12303 0) (> t12304 0) (> t12305 0) (> t12306 0) (> t16065 0) (> t16066 0) (> t16067 0) (> t16068 0) (> t16070 0) (> t16072 0) (> t16073 0) (> t16075 0) (> t16076 0) (> t16078 0) (> t16080 0) (> t16082 0) (> t16083 0) (> t16085 0) (> t16086 0) (> t16087 0)) (or (> t6584 0) (> t6586 0) (> t6587 0) (> t6589 0) (> t6592 0) (> t6594 0) (> t6785 0) (> t6786 0) (> t6787 0) (> t6788 0) (> t6789 0) (> t6790 0) (> t6791 0) (> t6792 0) (> t6793 0) (> t6794 0) (> t6795 0) (> t7743 0) (> t7746 0) (> t7747 0) (> t7750 0) (> t7751 0) (> t7754 0) (> t7755 0) (> t7757 0) (> t7759 0) (> t7762 0) (> t7763 0) (> t7766 0) (> t7767 0) (> t7770 0) (> t7771 0) (> t7774 0) (> t16861 0) (> t16863 0) (> t16865 0) (> t16867 0) (> t16869 0) (> t16871 0) (> t16873 0) (> t16875 0) (> t16877 0) (> t16879 0) (> t16881 0) (> t16883 0) (> t16885 0) (> t16887 0) (> t16889 0) (> t16891 0) (> t17481 0) (> t17482 0) (> t17483 0) (> t17484 0) (> t17485 0) (> t17486 0) (> t17487 0) (> t17488 0) (> t17489 0) (> t17490 0) (> t17491 0) (> t17492 0) (> t17493 0) (> t17494 0) (> t17495 0) (> t17496 0) (> t17497 0) (> t17498 0) (> t17499 0) (> t17500 0) (> t17501 0) (> t17502 0) (> t17503 0) (> t17504 0) (> t17505 0) (> t17506 0) (> t17507 0) (> t17508 0) (> t17509 0) (> t17510 0) (> t17511 0) (> t17512 0)) (or (> t6813 0) (> t6814 0) (> t6815 0) (> t6816 0) (> t6817 0) (> t6818 0) (> t6819 0) (> t6820 0) (> t6821 0) (> t6822 0) (> t7045 0) (> t7046 0) (> t7047 0) (> t7048 0) (> t7049 0) (> t7050 0) (> t7051 0) (> t12690 0) (> t12691 0) (> t12692 0) (> t12693 0) (> t12694 0) (> t12695 0) (> t12696 0) (> t12697 0) (> t12698 0) (> t12699 0) (> t12700 0) (> t12701 0) (> t12702 0) (> t12703 0) (> t12704 0) (> t12867 0) (> t12869 0) (> t14905 0) (> t14906 0) (> t14907 0) (> t14908 0) (> t14909 0) (> t14910 0) (> t14911 0) (> t14912 0) (> t14913 0) (> t14914 0) (> t14915 0) (> t14916 0) (> t14917 0) (> t14918 0) (> t14919 0) (> t14920 0) (> t17131 0) (> t17132 0) (> t17133 0) (> t17134 0) (> t17135 0) (> t17136 0) (> t17137 0) (> t17138 0) (> t17139 0) (> t17140 0) (> t17141 0) (> t17142 0) (> t17143 0) (> t17144 0) (> t17145 0) (> t17146 0)) (or (> t5583 0) (> t5585 0) (> t5587 0) (> t5589 0) (> t5591 0) (> t5593 0) (> t5595 0) (> t5597 0) (> t5599 0) (> t5601 0) (> t5603 0) (> t5605 0) (> t5607 0) (> t5609 0) (> t5611 0) (> t5613 0) (> t5999 0) (> t6000 0) (> t6001 0) (> t6002 0) (> t6003 0) (> t6004 0) (> t6005 0) (> t6006 0) (> t6007 0) (> t6008 0) (> t6009 0) (> t6010 0) (> t6011 0) (> t6012 0) (> t6013 0) (> t6014 0) (> t13326 0) (> t13327 0) (> t14055 0) (> t14057 0) (> t14060 0) (> t14063 0) (> t14065 0) (> t14067 0) (> t14069 0) (> t14071 0) (> t14074 0) (> t14076 0) (> t14078 0) (> t14080 0) (> t14083 0) (> t14086 0) (> t14089 0) (> t14091 0) (> t17513 0) (> t17514 0) (> t17515 0) (> t17516 0) (> t17517 0) (> t17518 0) (> t17519 0) (> t17520 0) (> t17521 0) (> t17522 0) (> t17523 0) (> t17524 0) (> t17525 0) (> t17526 0) (> t17527 0) (> t17528 0) (> t17529 0) (> t17530 0) (> t17531 0) (> t17532 0) (> t17533 0) (> t17534 0) (> t17535 0) (> t17536 0) (> t17537 0) (> t17538 0) (> t17539 0) (> t17540 0) (> t17541 0) (> t17542 0)) (or (> t144 0) (> t145 0) (> t146 0) (> t147 0) (> t148 0) (> t149 0) (> t150 0) (> t151 0) (> t152 0) (> t153 0) (> t154 0) (> t155 0) (> t156 0) (> t157 0) (> t158 0) (> t159 0) (> t160 0) (> t6426 0) (> t6427 0) (> t6429 0) (> t6430 0) (> t9127 0) (> t9129 0) (> t9131 0) (> t9133 0) (> t9136 0) (> t9138 0) (> t9143 0) (> t9145 0) (> t9147 0) (> t9150 0) (> t9345 0) (> t9346 0) (> t9347 0) (> t9348 0) (> t9349 0) (> t9350 0) (> t9351 0) (> t13268 0) (> t13270 0) (> t17395 0) (> t17396 0) (> t17397 0) (> t17398 0) (> t17399 0) (> t17400 0) (> t17401 0) (> t17402 0) (> t17403 0) (> t17404 0) (> t17405 0) (> t17406 0) (> t17407 0) (> t17408 0) (> t18203 0) (> t18204 0) (> t18205 0) (> t18206 0) (> t18207 0) (> t18208 0) (> t18209 0) (> t18210 0) (> t18211 0) (> t18212 0) (> t18213 0) (> t18214 0) (> t18215 0) (> t18216 0) (> t18217 0) (> t18218 0)) (or (> t1126 0) (> t1128 0) (> t1129 0) (> t1131 0) (> t1132 0) (> t1134 0) (> t1472 0) (> t1473 0) (> t1474 0) (> t1475 0) (> t1476 0) (> t1477 0) (> t1478 0) (> t1479 0) (> t1480 0) (> t1481 0) (> t1482 0) (> t1483 0) (> t1484 0) (> t1485 0) (> t1486 0) (> t1487 0) (> t8296 0) (> t8297 0) (> t8298 0) (> t8299 0) (> t8300 0) (> t8301 0) (> t8302 0) (> t8303 0) (> t8304 0) (> t8305 0) (> t8306 0) (> t8307 0) (> t8308 0) (> t8309 0) (> t8310 0) (> t8311 0) (> t15116 0) (> t15117 0) (> t15118 0) (> t15119 0) (> t15121 0) (> t15123 0) (> t15125 0) (> t15127 0) (> t15129 0) (> t15131 0) (> t15133 0) (> t15135 0) (> t15136 0) (> t15139 0) (> t15141 0) (> t15143 0) (> t15320 0) (> t15321 0) (> t15322 0) (> t15323 0) (> t15324 0) (> t15325 0) (> t15326 0) (> t15327 0) (> t15328 0) (> t15329 0)) (or (> t1135 0) (> t1136 0) (> t1137 0) (> t1138 0) (> t1139 0) (> t1140 0) (> t1141 0) (> t1142 0) (> t1143 0) (> t1144 0) (> t1145 0) (> t1146 0) (> t1147 0) (> t1148 0) (> t1149 0) (> t1150 0) (> t1151 0) (> t1152 0) (> t1153 0) (> t1154 0) (> t1155 0) (> t1156 0) (> t1157 0) (> t1158 0) (> t1159 0) (> t1160 0) (> t1161 0) (> t1162 0) (> t1163 0) (> t1164 0) (> t1165 0) (> t1166 0) (> t1167 0) (> t1594 0) (> t1595 0) (> t1596 0) (> t1597 0) (> t5253 0) (> t5254 0) (> t5255 0) (> t5256 0) (> t5257 0) (> t5258 0) (> t5259 0) (> t5260 0) (> t5261 0) (> t5262 0) (> t5263 0) (> t5264 0) (> t5265 0) (> t5266 0) (> t5547 0) (> t5549 0) (> t13786 0) (> t13787 0) (> t13788 0) (> t13789 0) (> t13790 0) (> t13791 0) (> t13792 0) (> t13793 0) (> t13794 0) (> t13795 0) (> t13796 0) (> t13797 0) (> t13798 0) (> t13799 0) (> t13800 0) (> t13801 0)) (or (> t1649 0) (> t1681 0) (> t1815 0) (> t1831 0) (> t1847 0) (> t1863 0) (> t1879 0) (> t2165 0) (> t2181 0) (> t2197 0) (> t2213 0) (> t2539 0) (> t2555 0) (> t2571 0) (> t2587 0) (> t2603 0) (> t7362 0) (> t7363 0) (> t7364 0) (> t7365 0) (> t7366 0) (> t7367 0) (> t7368 0) (> t7369 0) (> t7370 0) (> t7371 0) (> t7372 0) (> t7373 0) (> t7374 0) (> t7375 0) (> t7376 0) (> t7377 0) (> t7721 0) (> t7722 0) (> t7723 0) (> t7724 0) (> t7725 0) (> t7726 0) (> t7727 0) (> t7728 0) (> t7729 0) (> t7730 0) (> t7731 0) (> t7732 0) (> t7733 0) (> t7734 0) (> t7735 0) (> t7736 0) (> t16829 0) (> t16831 0) (> t16833 0) (> t16835 0) (> t16837 0) (> t16839 0) (> t16841 0) (> t16843 0) (> t16845 0) (> t16847 0) (> t16849 0) (> t16851 0) (> t16853 0) (> t16855 0) (> t16857 0) (> t16859 0)) (or (> t6208 0) (> t6209 0) (> t6211 0) (> t6212 0) (> t6214 0) (> t6216 0) (> t6217 0) (> t6219 0) (> t6221 0) (> t6222 0) (> t6224 0) (> t6226 0) (> t6227 0) (> t6229 0) (> t6230 0) (> t6232 0) (> t9352 0) (> t9353 0) (> t9354 0) (> t9355 0) (> t9356 0) (> t9357 0) (> t9358 0) (> t9359 0) (> t9360 0) (> t9361 0) (> t9362 0) (> t9363 0) (> t9364 0) (> t9365 0) (> t9366 0) (> t9367 0) (> t9368 0) (> t15729 0) (> t15730 0) (> t15731 0) (> t15732 0) (> t15733 0) (> t15734 0) (> t15735 0) (> t15736 0) (> t15737 0) (> t15738 0) (> t15739 0) (> t15740 0) (> t15741 0) (> t15742 0) (> t15743 0) (> t15744 0) (> t15745 0) (> t15746 0) (> t15747 0) (> t15748 0) (> t15749 0) (> t15750 0) (> t15751 0) (> t15752 0) (> t15753 0) (> t15754 0) (> t15755 0) (> t15756 0) (> t15757 0) (> t15758 0) (> t15759 0) (> t15760 0) (> t16130 0) (> t16131 0) (> t16132 0) (> t16133 0) (> t16135 0) (> t16137 0) (> t16353 0) (> t16354 0) (> t16355 0) (> t16356 0) (> t16357 0) (> t16358 0) (> t16359 0) (> t16360 0) (> t16361 0) (> t16362 0)) (or (> t1639 0) (> t1671 0) (> t1810 0) (> t1826 0) (> t1842 0) (> t1858 0) (> t1874 0) (> t2160 0) (> t2176 0) (> t2192 0) (> t2208 0) (> t2534 0) (> t2550 0) (> t2566 0) (> t2582 0) (> t2598 0) (> t6015 0) (> t6016 0) (> t6017 0) (> t6018 0) (> t6019 0) (> t6020 0) (> t6021 0) (> t6022 0) (> t6023 0) (> t6024 0) (> t6151 0) (> t6152 0) (> t6154 0) (> t6156 0) (> t6157 0) (> t6158 0) (> t8743 0) (> t8744 0) (> t8745 0) (> t8746 0) (> t8749 0) (> t8750 0) (> t8752 0) (> t8753 0) (> t8755 0) (> t8757 0) (> t8761 0) (> t8765 0) (> t8768 0) (> t8770 0) (> t8772 0) (> t8774 0) (> t8776 0) (> t15607 0) (> t15608 0) (> t15609 0) (> t15610 0) (> t15611 0) (> t15612 0) (> t15613 0) (> t15614 0) (> t15615 0) (> t15616 0) (> t15617 0) (> t15618 0) (> t15619 0) (> t15620 0) (> t15621 0) (> t15622 0)) (or (> t12195 0) (> t12196 0) (> t12197 0) (> t12198 0) (> t12199 0) (> t12200 0) (> t12201 0) (> t12409 0) (> t12410 0) (> t12411 0) (> t12412 0) (> t12413 0) (> t12414 0) (> t12415 0) (> t12416 0) (> t12417 0) (> t12418 0) (> t13073 0) (> t13075 0) (> t13077 0) (> t13079 0) (> t13082 0) (> t13084 0) (> t13089 0) (> t13091 0) (> t13093 0) (> t13096 0) (> t13101 0) (> t13105 0) (> t13109 0) (> t13111 0) (> t13113 0) (> t13116 0) (> t13119 0) (> t15362 0) (> t15363 0) (> t15364 0) (> t15365 0) (> t15366 0) (> t15367 0) (> t15368 0) (> t15369 0) (> t15370 0) (> t15371 0) (> t15372 0) (> t15373 0) (> t15374 0) (> t15375 0) (> t15557 0) (> t15558 0) (> t16216 0) (> t16217 0) (> t16218 0) (> t16219 0) (> t16220 0) (> t16221 0) (> t16222 0) (> t16223 0) (> t16224 0) (> t16225 0) (> t16226 0) (> t16227 0) (> t16228 0) (> t16229 0) (> t16230 0) (> t16231 0) (> t16232 0) (> t16233 0) (> t16234 0) (> t16235 0) (> t16236 0) (> t16237 0) (> t16451 0) (> t16452 0) (> t16453 0) (> t16454 0) (> t16455 0) (> t16456 0) (> t16457 0) (> t16458 0) (> t16459 0) (> t16460 0))))") while checking expression at index 3
[2020-05-17 01:36:26] [INFO ] [Real]Absence check using 13 positive place invariants in 53 ms returned sat
[2020-05-17 01:36:26] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2020-05-17 01:36:56] [INFO ] [Real]Absence check using state equation in 30583 ms returned sat
[2020-05-17 01:37:04] [INFO ] SMT solver returned unknown. Retrying;
[2020-05-17 01:37:04] [INFO ] [Real]Added 829 Read/Feed constraints in 7790 ms returned sat
[2020-05-17 01:37:10] [INFO ] Deduced a trap composed of 49 places in 4968 ms
[2020-05-17 01:37:11] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 5976 ms
[2020-05-17 01:37:11] [WARNING] SMT solver failed with error :java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Error writing to Z3 solver: java.io.IOException: Stream closed") while checking expression at index 4
[2020-05-17 01:37:11] [INFO ] [Real]Absence check using 13 positive place invariants in 34 ms returned sat
[2020-05-17 01:37:11] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2020-05-17 01:37:44] [INFO ] [Real]Absence check using state equation in 32901 ms returned unsat
FORMULA RERS17pb113-PT-1-ReachabilityFireability-15 FALSE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA RERS17pb113-PT-1-ReachabilityFireability-00 TRUE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
This parikh vector is obviously unfeasible : no match in initial state.
This parikh vector is obviously unfeasible : no match in initial state.
Support contains 29 out of 627 places. Attempting structural reductions.
Starting structural reductions, iteration 0 : 627/627 places, 31353/31353 transitions.
Applied a total of 0 rules in 315 ms. Remains 627 /627 variables (removed 0) and now considering 31353/31353 (removed 0) transitions.
Finished structural reductions, in 1 iterations. Remains : 627/627 places, 31353/31353 transitions.
Interrupted random walk after 926216 steps, including 151 resets, run timeout after 30001 ms. (steps per millisecond=30 ) properties seen :[0, 0, 0, 0]
Incomplete Best-First random walk after 1000001 steps, including 1 resets, run finished after 4540 ms. (steps per millisecond=220 ) properties seen :[0, 0, 0, 0]
Incomplete Best-First random walk after 1000001 steps, including 11 resets, run finished after 3872 ms. (steps per millisecond=258 ) properties seen :[0, 0, 0, 0]
Incomplete Best-First random walk after 1000001 steps, including 7 resets, run finished after 4603 ms. (steps per millisecond=217 ) properties seen :[0, 0, 0, 0]
Incomplete Best-First random walk after 1000001 steps, including 13 resets, run finished after 3937 ms. (steps per millisecond=254 ) properties seen :[0, 0, 0, 0]
Interrupted probabilistic random walk after 205752 steps, run timeout after 30001 ms. (steps per millisecond=6 ) properties seen :[0, 0, 0, 0]
Probabilistic random walk after 205752 steps, saw 37457 distinct states, run finished after 30001 ms. (steps per millisecond=6 ) properties seen :[0, 0, 0, 0]
[2020-05-17 01:39:01] [INFO ] Flow matrix only has 18326 transitions (discarded 13027 similar events)
// Phase 1: matrix 18326 rows 627 cols
[2020-05-17 01:39:01] [INFO ] Computed 13 place invariants in 65 ms
[2020-05-17 01:39:01] [INFO ] [Real]Absence check using 13 positive place invariants in 36 ms returned sat
[2020-05-17 01:39:01] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2020-05-17 01:39:37] [INFO ] [Real]Absence check using state equation in 35614 ms returned sat
[2020-05-17 01:39:38] [INFO ] State equation strengthened by 829 read => feed constraints.
[2020-05-17 01:39:44] [INFO ] SMT solver returned unknown. Retrying;
[2020-05-17 01:39:46] [INFO ] [Real]Added 829 Read/Feed constraints in 8045 ms returned unknown
[2020-05-17 01:39:46] [INFO ] [Real]Absence check using 13 positive place invariants in 35 ms returned sat
[2020-05-17 01:39:46] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2020-05-17 01:40:17] [INFO ] [Real]Absence check using state equation in 30988 ms returned sat
[2020-05-17 01:40:23] [INFO ] SMT solver returned unknown. Retrying;
[2020-05-17 01:40:26] [INFO ] [Real]Added 829 Read/Feed constraints in 8570 ms returned unknown
[2020-05-17 01:40:27] [INFO ] [Real]Absence check using 13 positive place invariants in 35 ms returned sat
[2020-05-17 01:40:27] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2020-05-17 01:41:02] [INFO ] [Real]Absence check using state equation in 35208 ms returned sat
[2020-05-17 01:41:08] [INFO ] SMT solver returned unknown. Retrying;
[2020-05-17 01:41:11] [INFO ] [Real]Added 829 Read/Feed constraints in 9167 ms returned unknown
[2020-05-17 01:41:11] [INFO ] [Real]Absence check using 13 positive place invariants in 35 ms returned sat
[2020-05-17 01:41:11] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2020-05-17 01:41:44] [INFO ] [Real]Absence check using state equation in 32287 ms returned sat
[2020-05-17 01:41:52] [INFO ] SMT solver returned unknown. Retrying;
[2020-05-17 01:41:52] [INFO ] [Real]Added 829 Read/Feed constraints in 7854 ms returned sat
[2020-05-17 01:41:57] [INFO ] Deduced a trap composed of 49 places in 4558 ms
[2020-05-17 01:41:57] [WARNING] SMT solver failed with error :java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Stream closed (> (+ s45 s56 s106 s107 s137 s138 s139 s140 s153 s162 s166 s178 s179 s191 s202 s205 s208 s233 s253 s268 s290 s293 s297 s337 s349 s374 s376 s377 s383 s386 s403 s408 s431 s447 s453 s456 s470 s481 s493 s545 s557 s566 s573 s575 s581 s593 s613 s621 s622) 0)") while checking expression at index 3
This parikh vector is obviously unfeasible : no match in initial state.
This parikh vector is obviously unfeasible : no match in initial state.
This parikh vector is obviously unfeasible : no match in initial state.
Support contains 29 out of 627 places. Attempting structural reductions.
Starting structural reductions, iteration 0 : 627/627 places, 31353/31353 transitions.
Applied a total of 0 rules in 402 ms. Remains 627 /627 variables (removed 0) and now considering 31353/31353 (removed 0) transitions.
Finished structural reductions, in 1 iterations. Remains : 627/627 places, 31353/31353 transitions.
Starting structural reductions, iteration 0 : 627/627 places, 31353/31353 transitions.
Applied a total of 0 rules in 342 ms. Remains 627 /627 variables (removed 0) and now considering 31353/31353 (removed 0) transitions.
[2020-05-17 01:41:58] [INFO ] Flow matrix only has 18326 transitions (discarded 13027 similar events)
// Phase 1: matrix 18326 rows 627 cols
[2020-05-17 01:41:58] [INFO ] Computed 13 place invariants in 77 ms
[2020-05-17 01:42:02] [INFO ] Implicit Places using invariants in 3449 ms returned []
Implicit Place search using SMT only with invariants took 3450 ms to find 0 implicit places.
[2020-05-17 01:42:02] [INFO ] Flow matrix only has 18326 transitions (discarded 13027 similar events)
// Phase 1: matrix 18326 rows 627 cols
[2020-05-17 01:42:02] [INFO ] Computed 13 place invariants in 56 ms
[2020-05-17 01:42:32] [INFO ] Performed 19253/31353 'is it Dead' test of which 0 returned DEAD in 30 seconds.
[2020-05-17 01:42:51] [INFO ] Dead Transitions using invariants and state equation in 49166 ms returned []
Finished structural reductions, in 1 iterations. Remains : 627/627 places, 31353/31353 transitions.
Incomplete random walk after 100000 steps, including 13 resets, run finished after 3107 ms. (steps per millisecond=32 ) properties seen :[0, 0, 0, 0]
[2020-05-17 01:42:54] [INFO ] Flow matrix only has 18326 transitions (discarded 13027 similar events)
// Phase 1: matrix 18326 rows 627 cols
[2020-05-17 01:42:54] [INFO ] Computed 13 place invariants in 49 ms
[2020-05-17 01:42:54] [INFO ] [Real]Absence check using 13 positive place invariants in 37 ms returned sat
[2020-05-17 01:42:54] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2020-05-17 01:43:14] [INFO ] SMT solver returned unknown. Retrying;
[2020-05-17 01:43:14] [INFO ] [Real]Absence check using state equation in 19848 ms returned (error "Failed to check-sat")
[2020-05-17 01:43:14] [INFO ] [Real]Absence check using 13 positive place invariants in 36 ms returned sat
[2020-05-17 01:43:14] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2020-05-17 01:43:34] [INFO ] SMT solver returned unknown. Retrying;
[2020-05-17 01:43:34] [INFO ] [Real]Absence check using state equation in 19809 ms returned (error "Failed to check-sat")
[2020-05-17 01:43:34] [INFO ] [Real]Absence check using 13 positive place invariants in 35 ms returned sat
[2020-05-17 01:43:34] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2020-05-17 01:43:54] [INFO ] SMT solver returned unknown. Retrying;
[2020-05-17 01:43:54] [INFO ] [Real]Absence check using state equation in 19855 ms returned (error "Failed to check-sat")
[2020-05-17 01:43:54] [INFO ] [Real]Absence check using 13 positive place invariants in 34 ms returned sat
[2020-05-17 01:43:54] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2020-05-17 01:44:14] [INFO ] SMT solver returned unknown. Retrying;
[2020-05-17 01:44:14] [INFO ] [Real]Absence check using state equation in 19866 ms returned (error "Failed to check-sat")
Ensure Unique test removed 13027 transitions
Reduce isomorphic transitions removed 13027 transitions.
Iterating post reduction 0 with 13027 rules applied. Total rules applied 13027 place count 627 transition count 18326
Applied a total of 13027 rules in 815 ms. Remains 627 /627 variables (removed 0) and now considering 18326/31353 (removed 13027) transitions.
// Phase 1: matrix 18326 rows 627 cols
[2020-05-17 01:44:15] [INFO ] Computed 13 place invariants in 49 ms
[2020-05-17 01:44:15] [INFO ] [Real]Absence check using 13 positive place invariants in 36 ms returned sat
[2020-05-17 01:44:15] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2020-05-17 01:44:49] [INFO ] [Real]Absence check using state equation in 34212 ms returned sat
[2020-05-17 01:44:53] [INFO ] Deduced a trap composed of 65 places in 2601 ms
[2020-05-17 01:44:55] [INFO ] Deduced a trap composed of 49 places in 1930 ms
[2020-05-17 01:44:55] [INFO ] Trap strengthening procedure managed to obtain unsat after adding 2 trap constraints in 5373 ms
[2020-05-17 01:44:55] [INFO ] [Real]Absence check using 13 positive place invariants in 55 ms returned sat
[2020-05-17 01:44:55] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2020-05-17 01:45:32] [INFO ] [Real]Absence check using state equation in 36463 ms returned sat
[2020-05-17 01:45:34] [INFO ] Deduced a trap composed of 49 places in 1568 ms
[2020-05-17 01:45:34] [INFO ] Trap strengthening procedure managed to obtain unsat after adding 1 trap constraints in 1909 ms
[2020-05-17 01:45:34] [INFO ] [Real]Absence check using 13 positive place invariants in 36 ms returned sat
[2020-05-17 01:45:34] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2020-05-17 01:46:16] [INFO ] [Real]Absence check using state equation in 42003 ms returned sat
[2020-05-17 01:46:20] [INFO ] Computed and/alt/rep : 18325/2106019/18325 causal constraints in 3262 ms.
[2020-05-17 01:46:20] [INFO ] Added : 0 causal constraints over 0 iterations in 3266 ms. Result :(error "Failed to check-sat")
[2020-05-17 01:46:20] [INFO ] [Real]Absence check using 13 positive place invariants in 36 ms returned sat
[2020-05-17 01:46:20] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2020-05-17 01:46:57] [INFO ] [Real]Absence check using state equation in 36222 ms returned unsat
FORMULA RERS17pb113-PT-1-ReachabilityFireability-14 FALSE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT OVER_APPROXIMATION
FORMULA RERS17pb113-PT-1-ReachabilityFireability-05 FALSE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT OVER_APPROXIMATION
FORMULA RERS17pb113-PT-1-ReachabilityFireability-04 FALSE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT OVER_APPROXIMATION
[2020-05-17 01:46:59] [INFO ] Flatten gal took : 1676 ms
Using solver Z3 to compute partial order matrices.
Built C files in :
/home/mcc/execution
[2020-05-17 01:47:02] [INFO ] Flatten gal took : 2016 ms
[2020-05-17 01:47:02] [INFO ] Applying decomposition
[2020-05-17 01:47:03] [INFO ] Flatten gal took : 1125 ms

BK_TIME_CONFINEMENT_REACHED

--------------------
content from stderr:

+ export BINDIR=/home/mcc/BenchKit/
+ BINDIR=/home/mcc/BenchKit/
++ pwd
+ export MODEL=/home/mcc/execution
+ MODEL=/home/mcc/execution
+ [[ ReachabilityFireability = StateSpace ]]
+ /home/mcc/BenchKit//runeclipse.sh /home/mcc/execution ReachabilityFireability -its -ltsminpath /home/mcc/BenchKit//lts_install_dir/ -greatspnpath /home/mcc/BenchKit//greatspn/ -order META -manyOrder -smt -timeout 3600
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ /home/mcc/BenchKit//itstools/its-tools -data /home/mcc/execution/workspace -pnfolder /home/mcc/execution -examination ReachabilityFireability -z3path /home/mcc/BenchKit//z3/bin/z3 -yices2path /home/mcc/BenchKit//yices/bin/yices -its -ltsminpath /home/mcc/BenchKit//lts_install_dir/ -greatspnpath /home/mcc/BenchKit//greatspn/ -order META -manyOrder -smt -timeout 3600 -vmargs -Dosgi.locking=none -Declipse.stateSaveDelayInterval=-1 -Dosgi.configuration.area=/tmp/.eclipse -Xss128m -Xms40m -Xmx16000m -Dfile.encoding=UTF-8 -Dosgi.requiredJavaVersion=1.6

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="RERS17pb113-PT-1"
export BK_EXAMINATION="ReachabilityFireability"
export BK_TOOL="itstools"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-4028"
echo " Executing tool itstools"
echo " Input is RERS17pb113-PT-1, examination is ReachabilityFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r141-smll-158961510400007"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/RERS17pb113-PT-1.tgz
mv RERS17pb113-PT-1 execution
cd execution
if [ "ReachabilityFireability" = "ReachabilityDeadlock" ] || [ "ReachabilityFireability" = "UpperBounds" ] || [ "ReachabilityFireability" = "QuasiLiveness" ] || [ "ReachabilityFireability" = "StableMarking" ] || [ "ReachabilityFireability" = "Liveness" ] || [ "ReachabilityFireability" = "OneSafe" ] || [ "ReachabilityFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "ReachabilityFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "ReachabilityFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "ReachabilityFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property ReachabilityFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "ReachabilityFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' ReachabilityFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "ReachabilityFireability" = "ReachabilityDeadlock" ] || [ "ReachabilityFireability" = "QuasiLiveness" ] || [ "ReachabilityFireability" = "StableMarking" ] || [ "ReachabilityFireability" = "Liveness" ] || [ "ReachabilityFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME ReachabilityFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;