Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2020-input.r080-smll-158922976700228.qcow2', fmt=qcow2 size=4294967296 backing_file='/data/fkordon/mcc2020-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-4028
Executing tool gspn
Input is FamilyReunion-PT-L00050M0005C002P002G001, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r080-smll-158922976700228
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 6.6M
-rw-r--r-- 1 mcc users 64K Apr 1 20:27 CTLCardinality.txt
-rw-r--r-- 1 mcc users 252K Apr 1 20:27 CTLCardinality.xml
-rw-r--r-- 1 mcc users 82K Apr 1 13:55 CTLFireability.txt
-rw-r--r-- 1 mcc users 232K Apr 1 13:55 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.0K Mar 24 05:37 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.7K Mar 24 05:37 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 47K Apr 8 14:53 LTLCardinality.txt
-rw-r--r-- 1 mcc users 194K Apr 28 14:01 LTLCardinality.xml
-rw-r--r-- 1 mcc users 79K Apr 8 14:53 LTLFireability.txt
-rw-r--r-- 1 mcc users 228K Apr 28 14:01 LTLFireability.xml
-rw-r--r-- 1 mcc users 25K Apr 1 10:53 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 96K Apr 1 10:53 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 134K Apr 1 06:38 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 363K Apr 1 06:38 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 15K Apr 1 13:18 UpperBounds.txt
-rw-r--r-- 1 mcc users 41K Apr 1 13:18 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 24 05:37 equiv_col
-rw-r--r-- 1 mcc users 24 Mar 24 05:37 instance
-rw-r--r-- 1 mcc users 6 Mar 24 05:37 iscolored
-rw-r--r-- 1 mcc users 4.7M Mar 24 05:37 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME FamilyReunion-PT-L00050M0005C002P002G001-CTLFireability-00
FORMULA_NAME FamilyReunion-PT-L00050M0005C002P002G001-CTLFireability-01
FORMULA_NAME FamilyReunion-PT-L00050M0005C002P002G001-CTLFireability-02
FORMULA_NAME FamilyReunion-PT-L00050M0005C002P002G001-CTLFireability-03
FORMULA_NAME FamilyReunion-PT-L00050M0005C002P002G001-CTLFireability-04
FORMULA_NAME FamilyReunion-PT-L00050M0005C002P002G001-CTLFireability-05
FORMULA_NAME FamilyReunion-PT-L00050M0005C002P002G001-CTLFireability-06
FORMULA_NAME FamilyReunion-PT-L00050M0005C002P002G001-CTLFireability-07
FORMULA_NAME FamilyReunion-PT-L00050M0005C002P002G001-CTLFireability-08
FORMULA_NAME FamilyReunion-PT-L00050M0005C002P002G001-CTLFireability-09
FORMULA_NAME FamilyReunion-PT-L00050M0005C002P002G001-CTLFireability-10
FORMULA_NAME FamilyReunion-PT-L00050M0005C002P002G001-CTLFireability-11
FORMULA_NAME FamilyReunion-PT-L00050M0005C002P002G001-CTLFireability-12
FORMULA_NAME FamilyReunion-PT-L00050M0005C002P002G001-CTLFireability-13
FORMULA_NAME FamilyReunion-PT-L00050M0005C002P002G001-CTLFireability-14
FORMULA_NAME FamilyReunion-PT-L00050M0005C002P002G001-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1589611679228

----------------------------------------------------------------------
GreatSPN-meddly tool, MCC 2020
----------------------------------------------------------------------

Running FamilyReunion (PT), instance L00050M0005C002P002G001

LOADING PETRI NET FILE /home/mcc/execution/model.pnml (PNML) ...
PNML VERSION 2009, P/T NET.
COLOR CLASSES: 0
CONSTANTS: 0
PLACES: 12194
TRANSITIONS: 10560
COLOR VARS: 0
MEASURES: 0
LOADING TIME: [User 0.464s, Sys 0.028s]


SAVING FILE /home/mcc/execution/model (.net / .def) ...
EXPORT TIME: [User 0.088s, Sys 0.012s]


----------------------------------------------------------------------
GreatSPN/Meddly.
Copyright (C) 1987-2020, University of Torino, Italy.

Based on MEDDLY version 0.16.0
Copyright (C) 2009, Iowa State University Research Foundation, Inc.
website: http://meddly.sourceforge.net

Process ID: 563
MODEL NAME: /home/mcc/execution/model
12194 places, 10560 transitions.

No place bound informations found.
No place bound informations found.
No place bound informations found.
No place bound informations found.
No place bound informations found.
No place bound informations found.
No place bound informations found.
No place bound informations found.
No place bound informations found.
No place bound informations found.
CANNOT_COMPUTE
EXITCODE: 81
----------------------------------------------------------------------

BK_STOP 1589611868412

--------------------
content from stderr:

ERROR: std::bad_alloc

ERROR: std::bad_alloc

ERROR: std::bad_alloc

ERROR: std::bad_alloc

ERROR: std::bad_alloc

ERROR: std::bad_alloc

ERROR: std::bad_alloc

ERROR: std::bad_alloc

ERROR: std::bad_alloc

ERROR: std::bad_alloc

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="FamilyReunion-PT-L00050M0005C002P002G001"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="gspn"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-4028"
echo " Executing tool gspn"
echo " Input is FamilyReunion-PT-L00050M0005C002P002G001, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r080-smll-158922976700228"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/FamilyReunion-PT-L00050M0005C002P002G001.tgz
mv FamilyReunion-PT-L00050M0005C002P002G001 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;