Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2020-input.r036-smll-158901930600081.qcow2', fmt=qcow2 size=4294967296 backing_file='/data/fkordon/mcc2020-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-4028
Executing tool itstools
Input is CircularTrains-PT-192, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r036-smll-158901930600081
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 320K
-rw-r--r-- 1 mcc users 3.2K Mar 30 01:01 CTLCardinality.txt
-rw-r--r-- 1 mcc users 16K Mar 30 01:01 CTLCardinality.xml
-rw-r--r-- 1 mcc users 2.9K Mar 28 15:19 CTLFireability.txt
-rw-r--r-- 1 mcc users 17K Mar 28 15:19 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.0K Mar 24 05:37 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.0K Mar 24 05:37 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.6K Apr 8 14:44 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Apr 28 14:00 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.4K Apr 8 14:44 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Apr 28 14:00 LTLFireability.xml
-rw-r--r-- 1 mcc users 3.6K Mar 27 08:13 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 17K Mar 27 08:13 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 3.3K Mar 26 07:36 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 17K Mar 26 07:36 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Mar 28 14:49 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Mar 28 14:49 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 24 05:37 equiv_col
-rw-r--r-- 1 mcc users 4 Mar 24 05:37 instance
-rw-r--r-- 1 mcc users 6 Mar 24 05:37 iscolored
-rw-r--r-- 1 mcc users 147K Mar 24 05:37 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME CircularTrains-PT-192-00
FORMULA_NAME CircularTrains-PT-192-01
FORMULA_NAME CircularTrains-PT-192-02
FORMULA_NAME CircularTrains-PT-192-03
FORMULA_NAME CircularTrains-PT-192-04
FORMULA_NAME CircularTrains-PT-192-05
FORMULA_NAME CircularTrains-PT-192-06
FORMULA_NAME CircularTrains-PT-192-07
FORMULA_NAME CircularTrains-PT-192-08
FORMULA_NAME CircularTrains-PT-192-09
FORMULA_NAME CircularTrains-PT-192-10
FORMULA_NAME CircularTrains-PT-192-11
FORMULA_NAME CircularTrains-PT-192-12
FORMULA_NAME CircularTrains-PT-192-13
FORMULA_NAME CircularTrains-PT-192-14
FORMULA_NAME CircularTrains-PT-192-15

=== Now, execution of the tool begins

BK_START 1589669679006

[2020-05-16 22:54:41] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, LTLCardinality, -z3path, /home/mcc/BenchKit//z3/bin/z3, -yices2path, /home/mcc/BenchKit//yices/bin/yices, -its, -ltsminpath, /home/mcc/BenchKit//lts_install_dir/, -greatspnpath, /home/mcc/BenchKit//greatspn/, -order, META, -manyOrder, -smt, -timeout, 3600]
[2020-05-16 22:54:41] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2020-05-16 22:54:41] [INFO ] Load time of PNML (sax parser for PT used): 98 ms
[2020-05-16 22:54:41] [INFO ] Transformed 384 places.
[2020-05-16 22:54:41] [INFO ] Transformed 192 transitions.
[2020-05-16 22:54:41] [INFO ] Parsed PT model containing 384 places and 192 transitions in 153 ms.
Parsed 16 properties from file /home/mcc/execution/LTLCardinality.xml in 23 ms.
Working with output stream class java.io.PrintStream
Incomplete random walk after 100000 steps, including 0 resets, run finished after 1252 ms. (steps per millisecond=79 ) properties seen :[0, 0, 0, 1, 1, 1, 1, 1, 0, 1, 1, 0, 1, 1, 1, 0, 1, 1, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 0, 1, 1, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1]
// Phase 1: matrix 192 rows 384 cols
[2020-05-16 22:54:43] [INFO ] Computed 193 place invariants in 39 ms
[2020-05-16 22:54:43] [INFO ] [Real]Absence check using 102 positive place invariants in 78 ms returned sat
[2020-05-16 22:54:43] [INFO ] [Real]Absence check using 102 positive and 91 generalized place invariants in 70 ms returned unsat
[2020-05-16 22:54:43] [INFO ] [Real]Absence check using 102 positive place invariants in 10 ms returned unsat
[2020-05-16 22:54:43] [INFO ] [Real]Absence check using 102 positive place invariants in 20 ms returned unsat
[2020-05-16 22:54:43] [INFO ] [Real]Absence check using 102 positive place invariants in 61 ms returned unsat
[2020-05-16 22:54:43] [INFO ] [Real]Absence check using 102 positive place invariants in 16 ms returned unsat
[2020-05-16 22:54:44] [INFO ] [Real]Absence check using 102 positive place invariants in 61 ms returned unsat
[2020-05-16 22:54:44] [INFO ] [Real]Absence check using 102 positive place invariants in 7 ms returned unsat
[2020-05-16 22:54:44] [INFO ] [Real]Absence check using 102 positive place invariants in 59 ms returned sat
[2020-05-16 22:54:44] [INFO ] [Real]Absence check using 102 positive and 91 generalized place invariants in 51 ms returned unsat
[2020-05-16 22:54:44] [INFO ] [Real]Absence check using 102 positive place invariants in 5 ms returned unsat
[2020-05-16 22:54:44] [INFO ] [Real]Absence check using 102 positive place invariants in 22 ms returned unsat
[2020-05-16 22:54:44] [INFO ] [Real]Absence check using 102 positive place invariants in 16 ms returned unsat
[2020-05-16 22:54:44] [INFO ] [Real]Absence check using 102 positive place invariants in 71 ms returned sat
[2020-05-16 22:54:44] [INFO ] [Real]Absence check using 102 positive and 91 generalized place invariants in 60 ms returned unsat
[2020-05-16 22:54:44] [INFO ] [Real]Absence check using 102 positive place invariants in 18 ms returned unsat
[2020-05-16 22:54:45] [INFO ] [Real]Absence check using 102 positive place invariants in 74 ms returned sat
[2020-05-16 22:54:45] [INFO ] [Real]Absence check using 102 positive and 91 generalized place invariants in 68 ms returned unsat
[2020-05-16 22:54:45] [INFO ] [Real]Absence check using 102 positive place invariants in 28 ms returned unsat
[2020-05-16 22:54:45] [INFO ] [Real]Absence check using 102 positive place invariants in 30 ms returned unsat
Successfully simplified 16 atomic propositions for a total of 18 simplifications.
[2020-05-16 22:54:45] [INFO ] Initial state reduction rules for CTL removed 8 formulas.
[2020-05-16 22:54:45] [INFO ] Flatten gal took : 99 ms
FORMULA CircularTrains-PT-192-13 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA CircularTrains-PT-192-12 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA CircularTrains-PT-192-10 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA CircularTrains-PT-192-09 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA CircularTrains-PT-192-06 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA CircularTrains-PT-192-05 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA CircularTrains-PT-192-04 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA CircularTrains-PT-192-00 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2020-05-16 22:54:45] [INFO ] Flatten gal took : 34 ms
Using solver Z3 to compute partial order matrices.
Built C files in :
/home/mcc/execution
[2020-05-16 22:54:45] [INFO ] Applying decomposition
[2020-05-16 22:54:45] [INFO ] Flatten gal took : 24 ms
[2020-05-16 22:54:45] [INFO ] Input system was already deterministic with 192 transitions.
Converted graph to binary with : CommandLine [args=[/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.louvain.binaries_1.0.0.202005100927/bin/convert-linux64, -i, /tmp/graph13844982008749560418.txt, -o, /tmp/graph13844982008749560418.bin, -w, /tmp/graph13844982008749560418.weights], workingDir=null]
Built communities with : CommandLine [args=[/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.louvain.binaries_1.0.0.202005100927/bin/louvain-linux64, /tmp/graph13844982008749560418.bin, -l, -1, -v, -w, /tmp/graph13844982008749560418.weights, -q, 0, -e, 0.001], workingDir=null]
[2020-05-16 22:54:46] [INFO ] Decomposing Gal with order
[2020-05-16 22:54:46] [INFO ] Rewriting arrays to variables to allow decomposition.
Presburger conditions satisfied. Using coverability to approximate state space in K-Induction.
// Phase 1: matrix 192 rows 384 cols
[2020-05-16 22:54:46] [INFO ] Computed 193 place invariants in 14 ms
inv : Section_21 + Section_20 + F20 = 2
inv : F122 + Section_123 + Section_122 = 2
inv : F158 - Section_157 - F157 + Section_159 = 1
inv : Section_121 + F120 + Section_120 = 1
inv : F60 + Section_60 + Section_61 = 1
inv : Section_85 + F84 + Section_84 = 1
inv : F174 + Section_175 - F173 - Section_173 = -1
inv : Section_110 + Section_109 + F109 = 1
inv : Section_179 + F178 - Section_177 - F177 = 0
inv : Section_101 + Section_100 + F100 = 1
inv : Section_144 + Section_143 + F143 = 2
inv : Section_82 + F81 - F80 - Section_80 = -1
inv : F46 + Section_47 + Section_46 = 1
inv : F32 + Section_33 - F31 - Section_31 = 1
inv : F61 + Section_61 + Section_62 = 1
inv : Section_104 + F106 - F105 + Section_107 + F104 = 2
inv : F133 + F135 + Section_133 - F134 + Section_136 = 0
inv : Section_37 + F36 - Section_35 - F35 = -1
inv : F59 + Section_60 + Section_59 = 2
inv : Section_172 + F172 + Section_173 = 1
inv : Section_171 - F172 + F171 - Section_173 = 0
inv : F150 + Section_151 + Section_150 = 1
inv : F30 - F29 + Section_31 - Section_29 = -1
inv : Section_132 + Section_133 + F132 = 1
inv : Section_149 + Section_148 + F148 = 1
inv : Section_188 + F187 + Section_187 = 1
inv : Section_57 + Section_56 + F56 = 2
inv : F2 - F1 + Section_3 - Section_1 = 1
inv : Section_128 + F128 + Section_129 = 2
inv : F76 + Section_76 + Section_77 = 1
inv : F138 + Section_139 + Section_138 = 1
inv : Section_183 - F181 + F178 - Section_177 + F182 + F180 - F177 - F179 = 0
inv : F103 - F106 - Section_102 - F102 + F105 - Section_107 - F104 = -2
inv : F70 - Section_72 + Section_70 - F71 = -1
inv : Section_112 + Section_111 + F111 = 1
inv : Section_95 + Section_60 - F96 - F43 - F34 + Section_33 + Section_87 - F91 + Section_90 + Section_127 - F167 + Section_151 - F118 - F130 - F100 + Section_79 + Section_164 - F148 - F106 - F29 - F1 + Section_45 - F187 + Section_150 - F109 - F162 - F15 - F184 - F68 - F77 - F54 - F139 + Section_3 + Section_26 + Section_10 - F123 - F178 - F84 - F155 - F47 - F63 - F8 + Section_145 - F31 - F75 + Section_49 - F24 - Section_72 + Section_177 - F175 - F182 - F72 - F189 - F27 - F88 - F114 - Section_5 + Section_70 - F13 + Section_19 - F66 + Section_40 - F36 - F107 - F128 + Section_61 - F93 + Section_152 + Section_74 - F157 - F134 - F180 + Section_58 - F173 - F22 - F160 - F169 + Section_136 - F102 - F81 + Section_7 - F191 - F125 + Section_83 + Section_53 - F5 + Section_186 - F141 + Section_59 - F11 - F71 - F116 - F171 - F4 - F165 - F120 - F132 - Section_107 - F98 - F41 + Section_113 - F56 + Section_86 + Section_159 - F104 + Section_52 - F111 + Section_62 - F20 - F153 + Section_122 - F17 - F146 + Section_65 - F38 - F50 + Section_46 - F143 - F137 + Section_80 = -43
inv : Section_131 + F130 - Section_129 - F129 = 0
inv : Section_30 + F29 + Section_29 = 2
inv : F185 - F184 - Section_184 + Section_186 = 1
inv : Section_165 + Section_166 + F165 = 1
inv : F78 + Section_79 - F77 - Section_77 = -1
inv : F115 + Section_116 - F114 - Section_114 = 0
inv : Section_6 + Section_5 + F5 = 2
inv : Section_174 + F173 + Section_173 = 2
inv : F151 + Section_151 + Section_152 = 1
inv : F124 - F123 + Section_125 - Section_123 = 0
inv : Section_9 + F8 + Section_8 = 2
inv : F33 - F34 + Section_33 - Section_35 = 0
inv : Section_126 + Section_125 + F125 = 2
inv : Section_51 - Section_49 - F49 + F50 = 1
inv : Section_108 + F107 + Section_107 = 2
inv : Section_50 + Section_49 + F49 = 1
inv : Section_182 + F181 - F178 + Section_177 - F180 + F177 + F179 = 2
inv : F127 + Section_127 - F128 - Section_129 = -1
inv : F149 - Section_148 - F148 + Section_150 = 1
inv : Section_124 + F123 + Section_123 = 1
inv : Section_142 + F141 + Section_141 = 1
inv : Section_39 + F39 + Section_40 = 1
inv : F110 - Section_109 - F109 + Section_111 = 1
inv : F57 - Section_56 + Section_58 - F56 = -1
inv : F79 + Section_79 + Section_80 = 1
inv : F95 - Section_60 + F43 + F34 - Section_33 - Section_87 + F91 - Section_90 - Section_127 + F167 - Section_151 + F118 + F130 + F100 - Section_79 - Section_164 + F148 + F106 + F29 + F1 - Section_45 + F187 - Section_150 + F109 + F162 + F15 + F184 + F68 + F77 + F54 + F139 - Section_3 - Section_26 - Section_10 + F123 + F178 + F84 + F155 + F47 + F63 + F8 - Section_145 + F31 + F75 - Section_49 + F24 + Section_72 - Section_177 + F175 + F182 + F72 + F189 + F27 + F88 + F114 + Section_5 - Section_70 + F13 - Section_19 + F66 - Section_40 + F36 + F107 + F128 - Section_61 + F93 - Section_152 - Section_74 + F157 + F134 + F180 - Section_58 + F173 - Section_97 + F22 + F160 + F169 - Section_136 + F102 + F81 - Section_7 + F191 + F125 - Section_83 - Section_53 + F5 - Section_186 + F141 - Section_59 + F11 + F71 + F116 + F171 + F4 + F165 + F120 + F132 + Section_107 + F98 + F41 - Section_113 + F56 - Section_86 - Section_159 + F104 - Section_52 + F111 - Section_62 + F20 + F153 - Section_122 + F17 + F146 - Section_65 + F38 + F50 - Section_46 + F143 + F137 - Section_80 = 44
inv : F117 + Section_118 - Section_116 - F116 = -1
inv : Section_42 - F40 - Section_40 + F41 = 1
inv : F113 + Section_114 + Section_113 = 2
inv : Section_66 + F65 + Section_65 = 2
inv : Section_106 + F106 + Section_107 = 1
inv : Section_180 - F178 + Section_177 + F177 + F179 = 2
inv : F19 + Section_19 + Section_20 = 1
inv : F7 + Section_8 + Section_7 = 1
inv : Section_75 + Section_76 + F75 = 1
inv : Section_67 + F66 - F65 - Section_65 = -1
inv : Section_27 + Section_26 + F26 = 2
inv : Section_192 + Section_1 + F192 = 1
inv : F90 - F91 + Section_90 - Section_92 = 0
inv : F21 - Section_20 + Section_22 - F20 = -1
inv : F131 - F130 - Section_133 + Section_129 - F132 + F129 = 1
inv : Section_162 - F163 - Section_164 + F162 = 0
inv : Section_147 + Section_146 + F146 = 2
inv : F164 + Section_164 - Section_166 - F165 = 1
inv : F140 - Section_139 - F139 + Section_141 = 1
inv : F73 - Section_72 - F72 + Section_74 = 0
inv : Section_191 + F191 - Section_1 - F192 = 1
inv : F18 - Section_17 + Section_19 - F17 = -1
inv : Section_96 + F96 + Section_97 = 1
inv : F97 - Section_99 + Section_97 - F98 = -1
inv : Section_178 + Section_177 + F177 = 1
inv : F170 - Section_169 + F172 - F169 - F171 + Section_173 = 1
inv : Section_94 + F93 - Section_92 - F92 = -1
inv : F12 + Section_10 + F10 - F11 + Section_13 = 0
inv : F82 - F81 + F80 + Section_83 + Section_80 = 2
inv : Section_73 + Section_72 + F72 = 1
inv : Section_115 + F114 + Section_114 = 1
inv : Section_78 + F77 + Section_77 = 2
inv : Section_161 + Section_160 + F160 = 1
inv : F23 + Section_24 - F22 - Section_22 = 1
inv : F144 + Section_145 - Section_143 - F143 = -1
inv : Section_71 + Section_72 + F71 = 2
inv : F62 + Section_63 + Section_62 = 2
inv : Section_11 + Section_10 + F10 = 1
inv : F58 + Section_58 + Section_59 = 1
inv : Section_154 + Section_153 + F153 = 1
inv : F108 + Section_109 - F107 - Section_107 = -1
inv : F154 + Section_155 - Section_153 - F153 = 0
inv : Section_140 + Section_139 + F139 = 1
inv : F89 + Section_90 - F88 - Section_88 = 1
inv : Section_12 - Section_10 - F10 + F11 = 1
inv : F136 + Section_136 - Section_138 - F137 = -1
inv : F101 - Section_100 - F100 + Section_102 = 1
inv : F168 + Section_169 + Section_168 = 1
inv : F28 + Section_26 - F27 + F26 + Section_29 = 2
inv : Section_98 + Section_99 + F98 = 2
inv : F99 + Section_99 + Section_100 = 1
inv : F126 + Section_127 - Section_125 - F125 = -1
inv : Section_135 + F135 + Section_136 = 1
inv : F51 + Section_49 + F49 + Section_52 - F50 = 0
inv : Section_93 + Section_92 + F92 = 2
inv : Section_185 + F184 + Section_184 = 1
inv : F188 - F187 - Section_187 + Section_189 = 1
inv : F9 + Section_10 - F8 - Section_8 = -1
inv : F112 - Section_111 + Section_113 - F111 = 0
inv : Section_2 + F1 + Section_1 = 1
inv : Section_81 + F80 + Section_80 = 2
inv : F186 + Section_187 + Section_186 = 1
inv : F161 + F163 - Section_160 + Section_164 - F162 - F160 = 1
inv : F69 - F68 + Section_70 - Section_68 = -1
inv : Section_41 + F40 + Section_40 = 1
inv : F42 - F43 + F40 + Section_40 - Section_44 - F41 = -1
inv : F176 + Section_177 - F175 - Section_175 = 1
inv : Section_176 + F175 + Section_175 = 1
inv : Section_32 + F31 + Section_31 = 1
inv : F86 + Section_87 + Section_86 = 2
inv : Section_130 + Section_129 + F129 = 1
inv : Section_167 + F167 + Section_168 = 2
inv : F3 + Section_3 - Section_5 - F4 = 0
inv : F14 + Section_15 - F13 - Section_13 = 1
inv : F152 + Section_152 + Section_153 = 2
inv : Section_117 + Section_116 + F116 = 2
inv : F147 + Section_148 - Section_146 - F146 = -1
inv : F52 + Section_53 + Section_52 = 1
inv : Section_190 + F189 + Section_189 = 1
inv : Section_163 + F163 + Section_164 = 1
inv : F83 + Section_84 + Section_83 = 2
inv : Section_48 + F47 + Section_47 = 2
inv : Section_89 + F88 + Section_88 = 1
inv : Section_170 + Section_169 + F169 = 1
inv : Section_16 + Section_15 + F15 = 1
inv : Section_28 - Section_26 + F27 - F26 = -1
inv : Section_43 + F43 + Section_44 = 1
inv : F119 - F118 - Section_118 + Section_120 = 1
inv : Section_137 + Section_138 + F137 = 2
inv : F156 + Section_157 - F155 - Section_155 = -1
inv : F67 - F66 + F65 + Section_68 + Section_65 = 2
inv : Section_134 - F135 + F134 - Section_136 = 1
inv : Section_34 + F34 + Section_35 = 1
inv : F183 + F181 - F178 + Section_177 - F182 + Section_184 - F180 + F177 + F179 = 1
inv : Section_23 + F22 + Section_22 = 1
inv : F166 - F167 + Section_166 - Section_168 = -1
inv : Section_181 + F178 - Section_177 + F180 - F177 - F179 = -1
inv : F45 + Section_45 + Section_46 = 1
inv : F85 - F84 - Section_84 + Section_86 = 0
inv : F25 - Section_24 + Section_26 - F24 = 0
inv : Section_156 + F155 + Section_155 = 2
inv : F37 + F39 + Section_40 - F36 + Section_35 - F38 + F35 = 1
inv : Section_54 + Section_53 + F53 = 2
inv : Section_105 - F106 + F105 - Section_107 = 0
inv : Section_4 + Section_5 + F4 = 1
inv : Section_14 + F13 + Section_13 = 1
inv : Section_69 + F68 + Section_68 = 2
inv : Section_64 + Section_63 + F63 = 1
inv : F64 - Section_63 - F63 + Section_65 = 0
inv : F6 - Section_5 + Section_7 - F5 = -1
inv : F16 - Section_15 + Section_17 - F15 = 0
inv : F159 + Section_160 + Section_159 = 1
inv : F87 + Section_87 + Section_88 = 1
inv : F55 + Section_56 - F54 + Section_53 + F53 = 2
inv : Section_103 + Section_102 + F102 = 1
inv : F44 + Section_45 + Section_44 = 2
inv : F121 - F120 + Section_122 - Section_120 = 0
inv : Section_55 + F54 - Section_53 - F53 = -1
inv : F145 + Section_145 + Section_146 = 1
inv : Section_38 - F39 - Section_40 + F38 = 1
inv : Section_18 + Section_17 + F17 = 2
inv : Section_119 + F118 + Section_118 = 1
inv : Section_91 + F91 + Section_92 = 1
inv : F94 - Section_60 + F96 + F43 + F34 - Section_33 - Section_87 + F91 - Section_90 - Section_127 + F167 - Section_151 + F118 + F130 + F100 - Section_79 - Section_164 + F148 + F106 + F29 + F1 - Section_45 + F187 - Section_150 + F109 + F162 + F15 + F184 + F68 + F77 + F54 + F139 - Section_3 - Section_26 - Section_10 + F123 + F178 + F84 + F155 + F47 + F63 + F8 - Section_145 + F31 + F75 - Section_49 + F24 + Section_72 - Section_177 + F175 + F182 + F72 + F189 + F27 + F88 + F114 + Section_5 - Section_70 + F13 - Section_19 + F66 - Section_40 + F36 + F107 + F128 - Section_61 - Section_152 - Section_74 + F157 + F134 + F180 - Section_58 + F173 + F22 + F160 + F169 - Section_136 + F102 + F81 - Section_7 + F191 + F125 - Section_83 - Section_53 + F5 - Section_186 + F141 - Section_59 + F11 + F71 + F116 + F171 + F4 + F165 + F120 + F132 + Section_92 + Section_107 + F98 + F41 - Section_113 + F56 - Section_86 - Section_159 + F104 - Section_52 + F111 - Section_62 + F20 + F153 - Section_122 + F17 + F146 - Section_65 + F92 + F38 + F50 - Section_46 + F143 + F137 - Section_80 = 45
inv : Section_36 + Section_35 + F35 = 2
inv : F48 - F47 + Section_49 - Section_47 = -1
inv : Section_158 + Section_157 + F157 = 1
inv : F74 - Section_76 - F75 + Section_74 = 1
inv : F142 + Section_143 - F141 - Section_141 = 0
inv : Section_25 + Section_24 + F24 = 1
inv : F190 - F189 - F191 - Section_189 + Section_1 + F192 = -1
Total of 193 invariants.
[2020-05-16 22:54:46] [INFO ] Computed 193 place invariants in 18 ms
[2020-05-16 22:54:46] [INFO ] Flatten gal took : 108 ms
[2020-05-16 22:54:46] [INFO ] Fuse similar labels procedure discarded/fused a total of 0 labels/synchronizations in 9 ms.
[2020-05-16 22:54:46] [INFO ] Time to serialize gal into /home/mcc/execution/LTLCardinality.pnml.gal : 12 ms
[2020-05-16 22:54:46] [INFO ] Time to serialize properties into /home/mcc/execution/LTLCardinality.ltl : 1 ms
Invoking ITS tools like this :CommandLine [args=[/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202005100927/bin/its-ltl-linux64, --gc-threshold, 2000000, -i, /home/mcc/execution/LTLCardinality.pnml.gal, -t, CGAL, -LTL, /home/mcc/execution/LTLCardinality.ltl, -c, -stutter-deadlock, --gen-order, FOLLOW], workingDir=/home/mcc/execution]

its-ltl command run as :

/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202005100927/bin/its-ltl-linux64 --gc-threshold 2000000 -i /home/mcc/execution/LTLCardinality.pnml.gal -t CGAL -LTL /home/mcc/execution/LTLCardinality.ltl -c -stutter-deadlock --gen-order FOLLOW
Read 8 LTL properties
Checking formula 0 : !((!(F((X("(gi4.gu104.F12<=gi4.gu104.F21)"))&&(F("(gi14.gu67.F125>=2)"))))))
Formula 0 simplified : F(X"(gi4.gu104.F12<=gi4.gu104.F21)" & F"(gi14.gu67.F125>=2)")
[2020-05-16 22:54:47] [INFO ] Proved 384 variables to be positive in 861 ms
[2020-05-16 22:54:47] [INFO ] Computing symmetric may disable matrix : 192 transitions.
[2020-05-16 22:54:47] [INFO ] Computation of disable matrix completed :0/192 took 0 ms. Total solver calls (SAT/UNSAT): 0(0/0)
[2020-05-16 22:54:47] [INFO ] Computation of Complete disable matrix. took 23 ms. Total solver calls (SAT/UNSAT): 0(0/0)
[2020-05-16 22:54:47] [INFO ] Computing symmetric may enable matrix : 192 transitions.
[2020-05-16 22:54:47] [INFO ] Computation of Complete enable matrix. took 6 ms. Total solver calls (SAT/UNSAT): 0(0/0)
[2020-05-16 22:54:47] [INFO ] Computing symmetric co enabling matrix : 192 transitions.
[2020-05-16 22:54:50] [INFO ] Computation of co-enabling matrix(10/192) took 2431 ms. Total solver calls (SAT/UNSAT): 666(641/25)
[2020-05-16 22:54:53] [INFO ] Computation of co-enabling matrix(29/192) took 6177 ms. Total solver calls (SAT/UNSAT): 1481(1403/78)
[2020-05-16 22:54:57] [INFO ] Computation of co-enabling matrix(68/192) took 9513 ms. Total solver calls (SAT/UNSAT): 2179(2038/141)
[2020-05-16 22:55:00] [INFO ] Computation of co-enabling matrix(96/192) took 12687 ms. Total solver calls (SAT/UNSAT): 2830(2658/172)
[2020-05-16 22:55:03] [INFO ] Computation of co-enabling matrix(116/192) took 15930 ms. Total solver calls (SAT/UNSAT): 3471(3277/194)
[2020-05-16 22:55:06] [INFO ] Computation of co-enabling matrix(143/192) took 18990 ms. Total solver calls (SAT/UNSAT): 4256(4046/210)
[2020-05-16 22:55:09] [INFO ] Computation of co-enabling matrix(186/192) took 22010 ms. Total solver calls (SAT/UNSAT): 4736(4514/222)
[2020-05-16 22:55:09] [INFO ] Computation of Finished co-enabling matrix. took 22106 ms. Total solver calls (SAT/UNSAT): 4737(4515/222)
[2020-05-16 22:55:09] [INFO ] Computing Do-Not-Accords matrix : 192 transitions.
[2020-05-16 22:55:16] [INFO ] Computation of Completed DNA matrix. took 7000 ms. Total solver calls (SAT/UNSAT): 162(0/162)
[2020-05-16 22:55:16] [INFO ] Built C files in 31061ms conformant to PINS in folder :/home/mcc/execution
Running compilation step : CommandLine [args=[gcc, -c, -I/home/mcc/BenchKit//lts_install_dir//include, -I., -std=c99, -fPIC, -O2, model.c], workingDir=/home/mcc/execution]
Compilation finished in 4274 ms.
Running link step : CommandLine [args=[gcc, -shared, -o, gal.so, model.o], workingDir=/home/mcc/execution]
Link finished in 51 ms.
Running LTSmin : CommandLine [args=[/home/mcc/BenchKit//lts_install_dir//bin/pins2lts-mc, ./gal.so, --threads=8, --when, --ltl, !( <>(( X((LTLAP0==true)) ) && ( <>((LTLAP1==true)) ))) , --buchi-type=spotba], workingDir=/home/mcc/execution]
/home/mcc/BenchKit//lts_install_dir//bin/pins2lts-mc: error while loading shared libraries: libltdl.so.7: cannot open shared object file: No such file or directory
WARNING : LTS min runner thread failed on error :java.lang.RuntimeException: Unexpected exception when executing ltsmin :CommandLine [args=[/home/mcc/BenchKit//lts_install_dir//bin/pins2lts-mc, ./gal.so, --threads=8, --when, --ltl, !( <>(( X((LTLAP0==true)) ) && ( <>((LTLAP1==true)) ))) , --buchi-type=spotba], workingDir=/home/mcc/execution]
127
java.lang.RuntimeException: Unexpected exception when executing ltsmin :CommandLine [args=[/home/mcc/BenchKit//lts_install_dir//bin/pins2lts-mc, ./gal.so, --threads=8, --when, --ltl, !( <>(( X((LTLAP0==true)) ) && ( <>((LTLAP1==true)) ))) , --buchi-type=spotba], workingDir=/home/mcc/execution]
127
at fr.lip6.move.gal.application.LTSminRunner.checkProperty(LTSminRunner.java:170)
at fr.lip6.move.gal.application.LTSminRunner.access$10(LTSminRunner.java:124)
at fr.lip6.move.gal.application.LTSminRunner$1.run(LTSminRunner.java:93)
at java.base/java.lang.Thread.run(Thread.java:834)
Reverse transition relation is exact ! Faster fixpoint algorithm enabled.
Detected timeout of ITS tools.
[2020-05-16 23:14:47] [INFO ] Flatten gal took : 24 ms
[2020-05-16 23:14:47] [INFO ] Time to serialize gal into /home/mcc/execution/LTLCardinality.pnml.gal : 3 ms
[2020-05-16 23:14:47] [INFO ] Time to serialize properties into /home/mcc/execution/LTLCardinality.ltl : 1 ms
Invoking ITS tools like this :CommandLine [args=[/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202005100927/bin/its-ltl-linux64, --gc-threshold, 2000000, -i, /home/mcc/execution/LTLCardinality.pnml.gal, -t, CGAL, -LTL, /home/mcc/execution/LTLCardinality.ltl, -c, -stutter-deadlock, --gen-order, FOLLOW], workingDir=/home/mcc/execution]

its-ltl command run as :

/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202005100927/bin/its-ltl-linux64 --gc-threshold 2000000 -i /home/mcc/execution/LTLCardinality.pnml.gal -t CGAL -LTL /home/mcc/execution/LTLCardinality.ltl -c -stutter-deadlock --gen-order FOLLOW
Read 8 LTL properties
Checking formula 0 : !((!(F((X("(F12<=F21)"))&&(F("(F125>=2)"))))))
Formula 0 simplified : F(X"(F12<=F21)" & F"(F125>=2)")
Reverse transition relation is exact ! Faster fixpoint algorithm enabled.
Detected timeout of ITS tools.
[2020-05-16 23:34:48] [INFO ] Flatten gal took : 16 ms
[2020-05-16 23:34:48] [INFO ] Input system was already deterministic with 192 transitions.
[2020-05-16 23:34:49] [INFO ] Transformed 384 places.
[2020-05-16 23:34:49] [INFO ] Transformed 192 transitions.
Running greatSPN : CommandLine [args=[/home/mcc/BenchKit//greatspn//bin/pinvar, /home/mcc/execution/gspn], workingDir=/home/mcc/execution]
P-invariant computation with GreatSPN timed out. Skipping.
Running greatSPN : CommandLine [args=[/home/mcc/BenchKit//greatspn//bin/RGMEDD2, /home/mcc/execution/gspn, -META, -varord-only], workingDir=/home/mcc/execution]
Run of greatSPN captured in /home/mcc/execution/outPut.txt
Using order generated by GreatSPN with heuristic : META
[2020-05-16 23:35:19] [INFO ] Time to serialize gal into /home/mcc/execution/LTLCardinality.pnml.gal : 2 ms
[2020-05-16 23:35:19] [INFO ] Time to serialize properties into /home/mcc/execution/LTLCardinality.ltl : 1 ms
Invoking ITS tools like this :CommandLine [args=[/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202005100927/bin/its-ltl-linux64, --gc-threshold, 2000000, -i, /home/mcc/execution/LTLCardinality.pnml.gal, -t, CGAL, -LTL, /home/mcc/execution/LTLCardinality.ltl, -c, -stutter-deadlock, --load-order, /home/mcc/execution/model.ord, --gen-order, FOLLOW], workingDir=/home/mcc/execution]

its-ltl command run as :

/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202005100927/bin/its-ltl-linux64 --gc-threshold 2000000 -i /home/mcc/execution/LTLCardinality.pnml.gal -t CGAL -LTL /home/mcc/execution/LTLCardinality.ltl -c -stutter-deadlock --load-order /home/mcc/execution/model.ord --gen-order FOLLOW
Read 8 LTL properties
Successfully loaded order from file /home/mcc/execution/model.ord
Checking formula 0 : !((!(F((X("(F12<=F21)"))&&(F("(F125>=2)"))))))
Formula 0 simplified : F(X"(F12<=F21)" & F"(F125>=2)")
Reverse transition relation is exact ! Faster fixpoint algorithm enabled.

BK_TIME_CONFINEMENT_REACHED

--------------------
content from stderr:

+ export BINDIR=/home/mcc/BenchKit/
+ BINDIR=/home/mcc/BenchKit/
++ pwd
+ export MODEL=/home/mcc/execution
+ MODEL=/home/mcc/execution
+ [[ LTLCardinality = StateSpace ]]
+ /home/mcc/BenchKit//runeclipse.sh /home/mcc/execution LTLCardinality -its -ltsminpath /home/mcc/BenchKit//lts_install_dir/ -greatspnpath /home/mcc/BenchKit//greatspn/ -order META -manyOrder -smt -timeout 3600
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ /home/mcc/BenchKit//itstools/its-tools -data /home/mcc/execution/workspace -pnfolder /home/mcc/execution -examination LTLCardinality -z3path /home/mcc/BenchKit//z3/bin/z3 -yices2path /home/mcc/BenchKit//yices/bin/yices -its -ltsminpath /home/mcc/BenchKit//lts_install_dir/ -greatspnpath /home/mcc/BenchKit//greatspn/ -order META -manyOrder -smt -timeout 3600 -vmargs -Dosgi.locking=none -Declipse.stateSaveDelayInterval=-1 -Dosgi.configuration.area=/tmp/.eclipse -Xss128m -Xms40m -Xmx16000m -Dfile.encoding=UTF-8 -Dosgi.requiredJavaVersion=1.6

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="CircularTrains-PT-192"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="itstools"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-4028"
echo " Executing tool itstools"
echo " Input is CircularTrains-PT-192, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r036-smll-158901930600081"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/CircularTrains-PT-192.tgz
mv CircularTrains-PT-192 execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' LTLCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;