Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2020-input.r006-smll-158897515400006.qcow2', fmt=qcow2 size=4294967296 backing_file='/data/fkordon/mcc2020-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-4028
Executing tool itstools
Input is ARMCacheCoherence-PT-none, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r006-smll-158897515400006
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 14M
-rw-r--r-- 1 mcc users 3.4K Mar 25 09:43 CTLCardinality.txt
-rw-r--r-- 1 mcc users 20K Mar 25 09:43 CTLCardinality.xml
-rw-r--r-- 1 mcc users 3.0K Mar 25 09:36 CTLFireability.txt
-rw-r--r-- 1 mcc users 20K Mar 25 09:36 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.0K Mar 24 05:37 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 5.9K Mar 24 05:37 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.3K Apr 8 14:40 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Apr 28 14:00 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K Apr 8 14:41 LTLFireability.txt
-rw-r--r-- 1 mcc users 15K Apr 28 14:00 LTLFireability.xml
-rw-r--r-- 1 mcc users 3.5K Mar 25 09:02 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 17K Mar 25 09:02 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 2.8K Mar 25 08:56 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 15K Mar 25 08:56 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Mar 25 09:04 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Mar 25 09:04 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 24 05:37 equiv_col
-rw-r--r-- 1 mcc users 5 Mar 24 05:37 instance
-rw-r--r-- 1 mcc users 6 Mar 24 05:37 iscolored
-rw-r--r-- 1 mcc users 14M Mar 24 05:37 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME ARMCacheCoherence-PT-none-00
FORMULA_NAME ARMCacheCoherence-PT-none-01
FORMULA_NAME ARMCacheCoherence-PT-none-02
FORMULA_NAME ARMCacheCoherence-PT-none-03
FORMULA_NAME ARMCacheCoherence-PT-none-04
FORMULA_NAME ARMCacheCoherence-PT-none-05
FORMULA_NAME ARMCacheCoherence-PT-none-06
FORMULA_NAME ARMCacheCoherence-PT-none-07
FORMULA_NAME ARMCacheCoherence-PT-none-08
FORMULA_NAME ARMCacheCoherence-PT-none-09
FORMULA_NAME ARMCacheCoherence-PT-none-10
FORMULA_NAME ARMCacheCoherence-PT-none-11
FORMULA_NAME ARMCacheCoherence-PT-none-12
FORMULA_NAME ARMCacheCoherence-PT-none-13
FORMULA_NAME ARMCacheCoherence-PT-none-14
FORMULA_NAME ARMCacheCoherence-PT-none-15

=== Now, execution of the tool begins

BK_START 1589197791085

[2020-05-11 11:49:53] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, LTLFireability, -z3path, /home/mcc/BenchKit//z3/bin/z3, -yices2path, /home/mcc/BenchKit//yices/bin/yices, -its, -ltsminpath, /home/mcc/BenchKit//lts_install_dir/, -greatspnpath, /home/mcc/BenchKit//greatspn/, -order, META, -manyOrder, -smt, -timeout, 3600]
[2020-05-11 11:49:53] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2020-05-11 11:49:54] [INFO ] Load time of PNML (sax parser for PT used): 1275 ms
[2020-05-11 11:49:54] [INFO ] Transformed 87 places.
[2020-05-11 11:49:55] [INFO ] Transformed 33676 transitions.
[2020-05-11 11:49:55] [INFO ] Found NUPN structural information;
[2020-05-11 11:49:55] [INFO ] Parsed PT model containing 87 places and 33676 transitions in 1524 ms.
Ensure Unique test removed 32425 transitions
Reduce redundant transitions removed 32425 transitions.
Parsed 16 properties from file /home/mcc/execution/LTLFireability.xml in 256 ms.
Working with output stream class java.io.PrintStream
Incomplete random walk after 100000 steps, including 70 resets, run finished after 1143 ms. (steps per millisecond=87 ) properties seen :[1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2020-05-11 11:49:56] [INFO ] Flow matrix only has 500 transitions (discarded 751 similar events)
// Phase 1: matrix 500 rows 87 cols
[2020-05-11 11:49:56] [INFO ] Computed 12 place invariants in 28 ms
[2020-05-11 11:49:56] [INFO ] [Real]Absence check using 12 positive place invariants in 30 ms returned unsat
Successfully simplified 1 atomic propositions for a total of 1 simplifications.
[2020-05-11 11:49:57] [INFO ] Initial state reduction rules for CTL removed 2 formulas.
[2020-05-11 11:49:57] [INFO ] Flatten gal took : 337 ms
FORMULA ARMCacheCoherence-PT-none-10 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA ARMCacheCoherence-PT-none-09 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2020-05-11 11:49:57] [INFO ] Flatten gal took : 202 ms
Using solver Z3 to compute partial order matrices.
Built C files in :
/home/mcc/execution
[2020-05-11 11:49:58] [INFO ] Applying decomposition
[2020-05-11 11:49:58] [INFO ] Input system was already deterministic with 1251 transitions.
[2020-05-11 11:49:58] [INFO ] Flatten gal took : 172 ms
Converted graph to binary with : CommandLine [args=[/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.louvain.binaries_1.0.0.202005100927/bin/convert-linux64, -i, /tmp/graph16167234153268246919.txt, -o, /tmp/graph16167234153268246919.bin, -w, /tmp/graph16167234153268246919.weights], workingDir=null]
Built communities with : CommandLine [args=[/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.louvain.binaries_1.0.0.202005100927/bin/louvain-linux64, /tmp/graph16167234153268246919.bin, -l, -1, -v, -w, /tmp/graph16167234153268246919.weights, -q, 0, -e, 0.001], workingDir=null]
[2020-05-11 11:49:58] [INFO ] Decomposing Gal with order
[2020-05-11 11:49:58] [INFO ] Rewriting arrays to variables to allow decomposition.
[2020-05-11 11:49:59] [INFO ] Removed a total of 4394 redundant transitions.
Presburger conditions satisfied. Using coverability to approximate state space in K-Induction.
Normalized transition count is 500 out of 1251 initially.
// Phase 1: matrix 500 rows 87 cols
[2020-05-11 11:49:59] [INFO ] Computed 12 place invariants in 9 ms
inv : p0 + p72 + p73 + p74 = 1
inv : p0 + p75 + p76 + p77 + p78 = 1
inv : p0 + p83 + p84 + p85 + p86 = 1
inv : p0 + p8 + p9 = 1
inv : p0 + p79 + p80 + p81 + p82 = 1
inv : p0 + p10 + p11 + p12 + p13 + p14 + p15 + p16 + p17 + p18 + p19 + p20 + p21 + p22 + p23 + p24 = 1
inv : p0 + p25 + p26 + p27 + p28 + p29 + p30 + p31 + p32 + p33 + p34 + p35 + p36 + p37 + p38 + p39 = 1
inv : p0 + p40 + p41 + p42 + p43 + p44 + p45 + p46 + p47 + p48 + p49 + p50 + p51 + p52 + p53 + p54 = 1
inv : p0 + p55 + p56 + p57 + p58 + p59 + p60 + p61 + p62 + p63 + p64 + p65 + p66 + p67 + p68 + p69 = 1
inv : p0 + p6 + p7 = 1
inv : p0 + p1 + p2 + p3 + p4 + p5 = 1
inv : p0 + p70 + p71 = 1
Total of 12 invariants.
[2020-05-11 11:49:59] [INFO ] Computed 12 place invariants in 12 ms
[2020-05-11 11:49:59] [INFO ] Flatten gal took : 412 ms
[2020-05-11 11:49:59] [INFO ] Fuse similar labels procedure discarded/fused a total of 78 labels/synchronizations in 68 ms.
[2020-05-11 11:49:59] [INFO ] Time to serialize gal into /home/mcc/execution/LTLFireability.pnml.gal : 16 ms
[2020-05-11 11:49:59] [INFO ] Time to serialize properties into /home/mcc/execution/LTLFireability.ltl : 3 ms
Invoking ITS tools like this :CommandLine [args=[/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202005100927/bin/its-ltl-linux64, --gc-threshold, 2000000, -i, /home/mcc/execution/LTLFireability.pnml.gal, -t, CGAL, -LTL, /home/mcc/execution/LTLFireability.ltl, -c, -stutter-deadlock], workingDir=/home/mcc/execution]

its-ltl command run as :

/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202005100927/bin/its-ltl-linux64 --gc-threshold 2000000 -i /home/mcc/execution/LTLFireability.pnml.gal -t CGAL -LTL /home/mcc/execution/LTLFireability.ltl -c -stutter-deadlock
Read 14 LTL properties
Checking formula 0 : !((!(X(!(G("(((i0.u0.p1==1)&&(i4.u11.p67==1))&&(i3.u14.p80==1))"))))))
Formula 0 simplified : X!G"(((i0.u0.p1==1)&&(i4.u11.p67==1))&&(i3.u14.p80==1))"
built 44 ordering constraints for composite.
built 31 ordering constraints for composite.
built 29 ordering constraints for composite.
built 33 ordering constraints for composite.
built 25 ordering constraints for composite.
built 16 ordering constraints for composite.
Reverse transition relation is NOT exact ! Due to transitions u15.t4, i0.u5.t109, i0.u5.t111, i2.u7.t83, i2.u7.t85, i3.u9.t57, i3.u9.t59, i3.u14.t13, i4.u11.t31, i4.u11.t33, i5.u13.t20, Intersection with reachable at each step enabled. (destroyed/reverse/intersect/total) :0/568/11/579
[2020-05-11 11:50:00] [INFO ] Proved 87 variables to be positive in 1482 ms
[2020-05-11 11:50:00] [INFO ] Computing symmetric may disable matrix : 1251 transitions.
[2020-05-11 11:50:00] [INFO ] Computation of disable matrix completed :0/1251 took 0 ms. Total solver calls (SAT/UNSAT): 0(0/0)
[2020-05-11 11:50:01] [INFO ] Computation of Complete disable matrix. took 211 ms. Total solver calls (SAT/UNSAT): 0(0/0)
[2020-05-11 11:50:01] [INFO ] Computing symmetric may enable matrix : 1251 transitions.
[2020-05-11 11:50:01] [INFO ] Computation of Complete enable matrix. took 154 ms. Total solver calls (SAT/UNSAT): 0(0/0)
4 unique states visited
4 strongly connected components in search stack
4 transitions explored
4 items max in DFS search stack
156 ticks for the emptiness check
Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
STATS,0,1.61656,42580,1,0,39342,5241,6517,111568,522,39644,117071
an accepting run exists (use option '-e' to print it)
Formula 0 is FALSE accepting run found.
FORMULA ARMCacheCoherence-PT-none-00 FALSE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL USE_NUPN
Checking formula 1 : !(((F(((((F("((((i5.u1.p4==1)&&(i3.u9.p54==1))&&(i4.u11.p67==1))&&(u15.p84==1))"))&&("(i5.u1.p4==1)"))&&("(i3.u9.p54==1)"))&&("(i4.u11.p67==1)"))&&("(u15.p84==1)")))||(G("((((i5.u1.p4==1)&&(i0.u5.p22==1))&&(i2.u7.p39==1))&&(i3.u14.p80==1))"))))
Formula 1 simplified : !(F("(i3.u9.p54==1)" & "(i4.u11.p67==1)" & "(i5.u1.p4==1)" & "(u15.p84==1)" & F"((((i5.u1.p4==1)&&(i3.u9.p54==1))&&(i4.u11.p67==1))&&(u15.p84==1))") | G"((((i5.u1.p4==1)&&(i0.u5.p22==1))&&(i2.u7.p39==1))&&(i3.u14.p80==1))")
3 unique states visited
3 strongly connected components in search stack
3 transitions explored
3 items max in DFS search stack
724 ticks for the emptiness check
Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
STATS,0,8.85656,173184,1,0,217082,5998,6706,716301,529,61453,356925
an accepting run exists (use option '-e' to print it)
Formula 1 is FALSE accepting run found.
FORMULA ARMCacheCoherence-PT-none-01 FALSE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL USE_NUPN
Checking formula 2 : !((F((G(F((G(F("((((i0.u0.p1==1)&&(i3.u9.p52==1))&&(i4.u11.p67==1))&&(i3.u14.p80==1))")))||(G("(((i0.u0.p2==1)&&(i3.u9.p52==1))&&(u15.p83==1))")))))&&("((((i5.u1.p5!=1)||(i3.u9.p54!=1))||(i4.u11.p69!=1))||(i3.u14.p80!=1))"))))
Formula 2 simplified : !F("((((i5.u1.p5!=1)||(i3.u9.p54!=1))||(i4.u11.p69!=1))||(i3.u14.p80!=1))" & GF(GF"((((i0.u0.p1==1)&&(i3.u9.p52==1))&&(i4.u11.p67==1))&&(i3.u14.p80==1))" | G"(((i0.u0.p2==1)&&(i3.u9.p52==1))&&(u15.p83==1))"))
3 unique states visited
3 strongly connected components in search stack
3 transitions explored
3 items max in DFS search stack
3344 ticks for the emptiness check
Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
STATS,0,42.3019,637264,1,0,761259,7156,6795,2.61361e+06,531,108452,954214
an accepting run exists (use option '-e' to print it)
Formula 2 is FALSE accepting run found.
FORMULA ARMCacheCoherence-PT-none-02 FALSE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL USE_NUPN
Checking formula 3 : !((!(("((((i5.u1.p3!=1)||(i3.u9.p52!=1))||(i4.u11.p67!=1))||(u15.p84!=1))")U(G("((((i5.u1.p4==1)&&(i0.u5.p24==1))&&(i2.u7.p37==1))&&(i3.u14.p80==1))")))))
Formula 3 simplified : "((((i5.u1.p3!=1)||(i3.u9.p52!=1))||(i4.u11.p67!=1))||(u15.p84!=1))" U G"((((i5.u1.p4==1)&&(i0.u5.p24==1))&&(i2.u7.p37==1))&&(i3.u14.p80==1))"
4 unique states visited
4 strongly connected components in search stack
5 transitions explored
4 items max in DFS search stack
97 ticks for the emptiness check
Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
STATS,0,43.2752,652284,1,0,779099,7174,6882,2.67155e+06,532,108907,975149
an accepting run exists (use option '-e' to print it)
Formula 3 is FALSE accepting run found.
FORMULA ARMCacheCoherence-PT-none-03 FALSE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL USE_NUPN
Checking formula 4 : !((G(F(G((F("((((i5.u1.p3==1)&&(i0.u5.p24==1))&&(i2.u7.p37==1))&&(u15.p84==1))"))&&((X("(((i5.u1.p3==1)&&(i4.u11.p67==1))&&(u15.p84==1))"))||("((((i5.u1.p3==1)&&(i0.u5.p24==1))&&(i2.u7.p37==1))&&(u15.p84==1))")))))))
Formula 4 simplified : !GFG(F"((((i5.u1.p3==1)&&(i0.u5.p24==1))&&(i2.u7.p37==1))&&(u15.p84==1))" & ("((((i5.u1.p3==1)&&(i0.u5.p24==1))&&(i2.u7.p37==1))&&(u15.p84==1))" | X"(((i5.u1.p3==1)&&(i4.u11.p67==1))&&(u15.p84==1))"))
4 unique states visited
4 strongly connected components in search stack
5 transitions explored
4 items max in DFS search stack
2 ticks for the emptiness check
Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
STATS,0,43.301,652788,1,0,779793,7183,6940,2.67387e+06,532,109132,976583
an accepting run exists (use option '-e' to print it)
Formula 4 is FALSE accepting run found.
FORMULA ARMCacheCoherence-PT-none-04 FALSE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL USE_NUPN
Checking formula 5 : !((G(!(F(G(F(X(!(G("((((i0.u0.p2==1)&&(i3.u9.p52==1))&&(i4.u11.p69==1))&&(i3.u14.p80==1))"))))))))))
Formula 5 simplified : !G!FGFX!G"((((i0.u0.p2==1)&&(i3.u9.p52==1))&&(i4.u11.p69==1))&&(i3.u14.p80==1))"
3 unique states visited
2 strongly connected components in search stack
4 transitions explored
3 items max in DFS search stack
1 ticks for the emptiness check
Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
STATS,0,43.3069,653048,1,0,779940,7209,6948,2.67418e+06,532,109231,977221
an accepting run exists (use option '-e' to print it)
Formula 5 is FALSE accepting run found.
FORMULA ARMCacheCoherence-PT-none-05 FALSE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL USE_NUPN
Checking formula 6 : !((F(G(((((((G("(((i5.u1.p3==1)&&(i3.u8.p47==1))&&(i3.u14.p82==1))"))&&("(i5.u1.p3==1)"))&&("(i3.u9.p54==1)"))&&("(i4.u11.p67==1)"))&&("(i3.u14.p80==1)"))&&("(i3.u8.p47==1)"))&&("(i3.u14.p82==1)")))))
Formula 6 simplified : !FG("(i3.u8.p47==1)" & "(i3.u9.p54==1)" & "(i3.u14.p80==1)" & "(i3.u14.p82==1)" & "(i4.u11.p67==1)" & "(i5.u1.p3==1)" & G"(((i5.u1.p3==1)&&(i3.u8.p47==1))&&(i3.u14.p82==1))")
2 unique states visited
2 strongly connected components in search stack
2 transitions explored
2 items max in DFS search stack
0 ticks for the emptiness check
Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
STATS,0,43.3146,653488,1,0,779954,7209,7032,2.67422e+06,537,109233,977382
an accepting run exists (use option '-e' to print it)
Formula 6 is FALSE accepting run found.
FORMULA ARMCacheCoherence-PT-none-06 FALSE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL USE_NUPN
Checking formula 7 : !(((!(((((G(X("(((i5.u1.p5==1)&&(i4.u11.p67==1))&&(u15.p84==1))")))&&("(i5.u1.p5==1)"))&&("(i2.u7.p37==1)"))&&("(i3.u14.p80==1)"))U(G(X("(((i5.u1.p5==1)&&(i4.u11.p67==1))&&(u15.p84==1))")))))||(G(X("((((i5.u1.p4!=1)||(i0.u5.p24!=1))||(i2.u7.p37!=1))||(i3.u14.p80!=1))")))))
Formula 7 simplified : !(!(("(i2.u7.p37==1)" & "(i3.u14.p80==1)" & "(i5.u1.p5==1)" & GX"(((i5.u1.p5==1)&&(i4.u11.p67==1))&&(u15.p84==1))") U GX"(((i5.u1.p5==1)&&(i4.u11.p67==1))&&(u15.p84==1))") | GX"((((i5.u1.p4!=1)||(i0.u5.p24!=1))||(i2.u7.p37!=1))||(i3.u14.p80!=1))")
2 unique states visited
0 strongly connected components in search stack
1 transitions explored
2 items max in DFS search stack
1 ticks for the emptiness check
Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
STATS,0,43.3184,653488,1,0,779954,7209,7080,2.67422e+06,537,109233,977392
no accepting run found
Formula 7 is TRUE no accepting run found.
FORMULA ARMCacheCoherence-PT-none-07 TRUE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL USE_NUPN
Checking formula 8 : !((((G((F(G("((((i5.u1.p5!=1)||(i3.u9.p52!=1))||(i4.u11.p69!=1))||(u15.p84!=1))")))U("((((i5.u1.p5==1)&&(i3.u9.p52==1))&&(i4.u11.p69==1))&&(u15.p84==1))")))||("((((i5.u1.p5==1)&&(i3.u9.p52==1))&&(i4.u11.p69==1))&&(u15.p84==1))"))U(G("((((i5.u1.p5==1)&&(i3.u9.p52==1))&&(i4.u11.p69==1))&&(u15.p84==1))"))))
Formula 8 simplified : !(("((((i5.u1.p5==1)&&(i3.u9.p52==1))&&(i4.u11.p69==1))&&(u15.p84==1))" | G(FG"((((i5.u1.p5!=1)||(i3.u9.p52!=1))||(i4.u11.p69!=1))||(u15.p84!=1))" U "((((i5.u1.p5==1)&&(i3.u9.p52==1))&&(i4.u11.p69==1))&&(u15.p84==1))")) U G"((((i5.u1.p5==1)&&(i3.u9.p52==1))&&(i4.u11.p69==1))&&(u15.p84==1))")
2 unique states visited
2 strongly connected components in search stack
2 transitions explored
2 items max in DFS search stack
86 ticks for the emptiness check
Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
STATS,0,44.1707,664312,1,0,792440,7235,7122,2.70922e+06,537,109966,995206
an accepting run exists (use option '-e' to print it)
Formula 8 is FALSE accepting run found.
FORMULA ARMCacheCoherence-PT-none-08 FALSE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL USE_NUPN
Checking formula 9 : !((!(G(X("(((i0.u0.p2==1)&&(i2.u7.p37==1))&&(u15.p84==1))")))))
Formula 9 simplified : GX"(((i0.u0.p2==1)&&(i2.u7.p37==1))&&(u15.p84==1))"
2 unique states visited
0 strongly connected components in search stack
1 transitions explored
2 items max in DFS search stack
0 ticks for the emptiness check
Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
STATS,0,44.1748,664576,1,0,792440,7235,7153,2.70922e+06,537,109966,995214
no accepting run found
Formula 9 is TRUE no accepting run found.
FORMULA ARMCacheCoherence-PT-none-11 TRUE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL USE_NUPN
Checking formula 10 : !((F((!(F("((((i5.u1.p5==1)&&(i0.u5.p22==1))&&(i2.u7.p39==1))&&(u15.p84==1))")))&&(X("(((i5.u1.p4==1)&&(i4.u11.p67==1))&&(i5.u13.p76==1))")))))
Formula 10 simplified : !F(!F"((((i5.u1.p5==1)&&(i0.u5.p22==1))&&(i2.u7.p39==1))&&(u15.p84==1))" & X"(((i5.u1.p4==1)&&(i4.u11.p67==1))&&(i5.u13.p76==1))")
[2020-05-11 11:50:47] [INFO ] Computing symmetric co enabling matrix : 1251 transitions.
[2020-05-11 11:50:47] [INFO ] Computation of co-enabling matrix(0/1251) took 862 ms. Total solver calls (SAT/UNSAT): 1250(0/1250)
[2020-05-11 11:50:51] [INFO ] Computation of co-enabling matrix(9/1251) took 4352 ms. Total solver calls (SAT/UNSAT): 5615(1474/4141)
[2020-05-11 11:50:54] [INFO ] Computation of co-enabling matrix(21/1251) took 7456 ms. Total solver calls (SAT/UNSAT): 8847(2486/6361)
[2020-05-11 11:50:57] [INFO ] Computation of co-enabling matrix(31/1251) took 10787 ms. Total solver calls (SAT/UNSAT): 12840(2527/10313)
[2020-05-11 11:51:00] [INFO ] Computation of co-enabling matrix(40/1251) took 13866 ms. Total solver calls (SAT/UNSAT): 16431(2568/13863)
[2020-05-11 11:51:03] [INFO ] Computation of co-enabling matrix(50/1251) took 16868 ms. Total solver calls (SAT/UNSAT): 20423(2615/17808)
[2020-05-11 11:51:08] [INFO ] Computation of co-enabling matrix(58/1251) took 21137 ms. Total solver calls (SAT/UNSAT): 25033(2964/22069)
3 unique states visited
3 strongly connected components in search stack
3 transitions explored
3 items max in DFS search stack
2452 ticks for the emptiness check
Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
STATS,0,68.7005,1090288,1,0,1.37346e+06,7933,7210,4.0884e+06,537,134767,2226525
an accepting run exists (use option '-e' to print it)
Formula 10 is FALSE accepting run found.
FORMULA ARMCacheCoherence-PT-none-12 FALSE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL USE_NUPN
Checking formula 11 : !((((X("((((i5.u1.p4!=1)||(i0.u5.p24!=1))||(i2.u7.p37!=1))||(i3.u14.p80!=1))"))&&((X(G("((((i5.u1.p4==1)&&(i0.u5.p24==1))&&(i2.u7.p37==1))&&(i3.u14.p80==1))")))U(!(F(G("((((i5.u1.p4!=1)||(i0.u5.p24!=1))||(i2.u7.p37!=1))||(i3.u14.p80!=1))"))))))U("((((i5.u1.p4==1)&&(i3.u9.p52==1))&&(i4.u11.p67==1))&&(u15.p84==1))")))
Formula 11 simplified : !((X"((((i5.u1.p4!=1)||(i0.u5.p24!=1))||(i2.u7.p37!=1))||(i3.u14.p80!=1))" & (XG"((((i5.u1.p4==1)&&(i0.u5.p24==1))&&(i2.u7.p37==1))&&(i3.u14.p80==1))" U !FG"((((i5.u1.p4!=1)||(i0.u5.p24!=1))||(i2.u7.p37!=1))||(i3.u14.p80!=1))")) U "((((i5.u1.p4==1)&&(i3.u9.p52==1))&&(i4.u11.p67==1))&&(u15.p84==1))")
2 unique states visited
2 strongly connected components in search stack
2 transitions explored
2 items max in DFS search stack
52 ticks for the emptiness check
Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
STATS,0,69.2226,1096624,1,0,1.38098e+06,7933,7226,4.10793e+06,537,134802,2236571
an accepting run exists (use option '-e' to print it)
Formula 11 is FALSE accepting run found.
FORMULA ARMCacheCoherence-PT-none-13 FALSE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL USE_NUPN
Checking formula 12 : !((!(F("(((i5.u1.p3==1)&&(i0.u5.p22==1))&&(i3.u14.p80==1))"))))
Formula 12 simplified : F"(((i5.u1.p3==1)&&(i0.u5.p22==1))&&(i3.u14.p80==1))"
[2020-05-11 11:51:12] [INFO ] Computation of co-enabling matrix(62/1251) took 25361 ms. Total solver calls (SAT/UNSAT): 29471(3597/25874)
3 unique states visited
3 strongly connected components in search stack
3 transitions explored
3 items max in DFS search stack
601 ticks for the emptiness check
Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
STATS,0,75.2417,1207240,1,0,1.54552e+06,8090,7289,4.53514e+06,537,139353,2579278
an accepting run exists (use option '-e' to print it)
Formula 12 is FALSE accepting run found.
FORMULA ARMCacheCoherence-PT-none-14 FALSE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL USE_NUPN
Checking formula 13 : !((F(X("(((i5.u1.p5==1)&&(i2.u6.p32==1))&&(u15.p86==1))"))))
Formula 13 simplified : !FX"(((i5.u1.p5==1)&&(i2.u6.p32==1))&&(u15.p86==1))"
[2020-05-11 11:51:15] [INFO ] Computation of co-enabling matrix(65/1251) took 28533 ms. Total solver calls (SAT/UNSAT): 32789(4039/28750)
[2020-05-11 11:51:18] [INFO ] Computation of co-enabling matrix(68/1251) took 31827 ms. Total solver calls (SAT/UNSAT): 36098(4512/31586)
[2020-05-11 11:51:21] [INFO ] Computation of co-enabling matrix(71/1251) took 34854 ms. Total solver calls (SAT/UNSAT): 39398(4931/34467)
[2020-05-11 11:51:25] [INFO ] Computation of co-enabling matrix(74/1251) took 38056 ms. Total solver calls (SAT/UNSAT): 42689(5370/37319)
[2020-05-11 11:51:28] [INFO ] Computation of co-enabling matrix(78/1251) took 41928 ms. Total solver calls (SAT/UNSAT): 47063(5991/41072)
3 unique states visited
3 strongly connected components in search stack
3 transitions explored
3 items max in DFS search stack
1427 ticks for the emptiness check
Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
STATS,0,89.5107,1433224,1,0,1.82683e+06,8238,7347,5.56234e+06,537,147667,3158133
an accepting run exists (use option '-e' to print it)
Formula 13 is FALSE accepting run found.
FORMULA ARMCacheCoherence-PT-none-15 FALSE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL USE_NUPN
[2020-05-11 11:51:32] [INFO ] Computation of co-enabling matrix(81/1251) took 45022 ms. Total solver calls (SAT/UNSAT): 50333(6421/43912)
[2020-05-11 11:51:35] [INFO ] Computation of co-enabling matrix(85/1251) took 48620 ms. Total solver calls (SAT/UNSAT): 54679(7021/47658)
[2020-05-11 11:51:39] [INFO ] Computation of co-enabling matrix(90/1251) took 52252 ms. Total solver calls (SAT/UNSAT): 60089(7718/52371)
SMT solver raised 'unknown', retrying with same input.
Skipping mayMatrices nes/nds SMT solver raised an error :unknown
java.lang.RuntimeException: SMT solver raised an error :unknown
at fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver.computeCoEnablingMatrix(NecessaryEnablingsolver.java:492)
at fr.lip6.move.gal.gal2pins.Gal2PinsTransformerNext.printLabels(Gal2PinsTransformerNext.java:530)
at fr.lip6.move.gal.gal2pins.Gal2PinsTransformerNext.printDependencyMatrix(Gal2PinsTransformerNext.java:209)
at fr.lip6.move.gal.gal2pins.Gal2PinsTransformerNext.buildBodyFile(Gal2PinsTransformerNext.java:85)
at fr.lip6.move.gal.gal2pins.Gal2PinsTransformerNext.transform(Gal2PinsTransformerNext.java:831)
at fr.lip6.move.gal.application.LTSminRunner$1.run(LTSminRunner.java:73)
at java.base/java.lang.Thread.run(Thread.java:834)
[2020-05-11 11:51:40] [INFO ] Built C files in 101954ms conformant to PINS in folder :/home/mcc/execution
Running compilation step : CommandLine [args=[gcc, -c, -I/home/mcc/BenchKit//lts_install_dir//include, -I., -std=c99, -fPIC, -O2, model.c], workingDir=/home/mcc/execution]
WARNING : LTS min runner thread was asked to interrupt. Dying gracefully.

BK_STOP 1589197901263

--------------------
content from stderr:

+ export BINDIR=/home/mcc/BenchKit/
+ BINDIR=/home/mcc/BenchKit/
++ pwd
+ export MODEL=/home/mcc/execution
+ MODEL=/home/mcc/execution
+ [[ LTLFireability = StateSpace ]]
+ /home/mcc/BenchKit//runeclipse.sh /home/mcc/execution LTLFireability -its -ltsminpath /home/mcc/BenchKit//lts_install_dir/ -greatspnpath /home/mcc/BenchKit//greatspn/ -order META -manyOrder -smt -timeout 3600
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ /home/mcc/BenchKit//itstools/its-tools -data /home/mcc/execution/workspace -pnfolder /home/mcc/execution -examination LTLFireability -z3path /home/mcc/BenchKit//z3/bin/z3 -yices2path /home/mcc/BenchKit//yices/bin/yices -its -ltsminpath /home/mcc/BenchKit//lts_install_dir/ -greatspnpath /home/mcc/BenchKit//greatspn/ -order META -manyOrder -smt -timeout 3600 -vmargs -Dosgi.locking=none -Declipse.stateSaveDelayInterval=-1 -Dosgi.configuration.area=/tmp/.eclipse -Xss128m -Xms40m -Xmx16000m -Dfile.encoding=UTF-8 -Dosgi.requiredJavaVersion=1.6

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="ARMCacheCoherence-PT-none"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="itstools"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-4028"
echo " Executing tool itstools"
echo " Input is ARMCacheCoherence-PT-none, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r006-smll-158897515400006"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/ARMCacheCoherence-PT-none.tgz
mv ARMCacheCoherence-PT-none execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' LTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;