Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/local/x2003239/mcc2019-input.r184-csrt-155344538100367.qcow2', fmt=qcow2 size=4294967296 backing_file=/local/x2003239/mcc2019-input.qcow2 encryption=off cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.....................
=====================================================================
Generated by BenchKit 2-3954
Executing tool itstools
Input is NoC3x3-PT-8A, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r184-csrt-155344538100367
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 916K
-rw-r--r-- 1 mcc users 3.1K Mar 23 12:42 CTLCardinality.txt
-rw-r--r-- 1 mcc users 17K Mar 23 12:42 CTLCardinality.xml
-rw-r--r-- 1 mcc users 2.4K Mar 23 12:29 CTLFireability.txt
-rw-r--r-- 1 mcc users 17K Mar 23 12:29 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.0K Mar 23 10:10 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 5.7K Mar 23 10:10 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 2.2K Mar 23 12:14 LTLCardinality.txt
-rw-r--r-- 1 mcc users 9.0K Mar 23 12:14 LTLCardinality.xml
-rw-r--r-- 1 mcc users 1.8K Mar 23 12:13 LTLFireability.txt
-rw-r--r-- 1 mcc users 9.0K Mar 23 12:13 LTLFireability.xml
-rw-r--r-- 1 mcc users 1 Mar 23 10:10 NewModel
-rw-r--r-- 1 mcc users 3.0K Mar 23 12:13 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 15K Mar 23 12:13 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 103 Mar 23 11:58 ReachabilityDeadlock.txt
-rw-r--r-- 1 mcc users 341 Mar 23 11:58 ReachabilityDeadlock.xml
-rw-r--r-- 1 mcc users 2.8K Mar 23 12:06 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 18K Mar 23 12:06 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.5K Mar 23 12:13 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Mar 23 12:13 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 23 10:10 equiv_col
-rw-r--r-- 1 mcc users 3 Mar 23 10:10 instance
-rw-r--r-- 1 mcc users 6 Mar 23 10:10 iscolored
-rw-r--r-- 1 mcc users 0 Mar 23 10:10 model-fix.log
-rw-r--r-- 1 mcc users 745K Mar 23 10:10 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME NoC3x3-PT-8A-LTLFireability-00
FORMULA_NAME NoC3x3-PT-8A-LTLFireability-01
FORMULA_NAME NoC3x3-PT-8A-LTLFireability-02
FORMULA_NAME NoC3x3-PT-8A-LTLFireability-03
FORMULA_NAME NoC3x3-PT-8A-LTLFireability-04
FORMULA_NAME NoC3x3-PT-8A-LTLFireability-05
FORMULA_NAME NoC3x3-PT-8A-LTLFireability-06
FORMULA_NAME NoC3x3-PT-8A-LTLFireability-07
FORMULA_NAME NoC3x3-PT-8A-LTLFireability-08
FORMULA_NAME NoC3x3-PT-8A-LTLFireability-09
FORMULA_NAME NoC3x3-PT-8A-LTLFireability-10
FORMULA_NAME NoC3x3-PT-8A-LTLFireability-11
FORMULA_NAME NoC3x3-PT-8A-LTLFireability-12
FORMULA_NAME NoC3x3-PT-8A-LTLFireability-13
FORMULA_NAME NoC3x3-PT-8A-LTLFireability-14
FORMULA_NAME NoC3x3-PT-8A-LTLFireability-15

=== Now, execution of the tool begins

BK_START 1553571073727

Working with output stream class java.io.PrintStream
Using solver Z3 to compute partial order matrices.
Built C files in :
/home/mcc/execution
Invoking ITS tools like this :CommandLine [args=[/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.201903171603/bin/its-ltl-linux64, --gc-threshold, 2000000, -i, /home/mcc/execution/LTLFireability.pnml.gal, -t, CGAL, -LTL, /home/mcc/execution/LTLFireability.ltl, -c, -stutter-deadlock], workingDir=/home/mcc/execution]

its-ltl command run as :

/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.201903171603/bin/its-ltl-linux64 --gc-threshold 2000000 -i /home/mcc/execution/LTLFireability.pnml.gal -t CGAL -LTL /home/mcc/execution/LTLFireability.ltl -c -stutter-deadlock
Read 16 LTL properties
Checking formula 0 : !((G(F("(u18.p81>=1)"))))
Formula 0 simplified : !GF"(u18.p81>=1)"
built 129 ordering constraints for composite.
Presburger conditions satisfied. Using coverability to approximate state space in K-Induction.
Normalized transition count is 566
// Phase 1: matrix 566 rows 317 cols
invariant :u49:p238 + u67:p0 = 1
invariant :u43:p209 + u43:p210 + u43:p211 + u43:p212 + u67:p0 = 1
invariant :u48:p231 + u48:p232 + u48:p233 + u48:p234 + u48:p235 + u48:p236 + u48:p237 + u67:p0 = 1
invariant :u27:p122 + u27:p123 + u27:p124 + u27:p125 + u67:p0 = 1
invariant :u33:p165 + u67:p0 = 1
invariant :u8:p34 + u8:p35 + u8:p36 + u8:p37 + u8:p38 + u8:p39 + u8:p40 + u67:p0 = 1
invariant :u37:p178 + u37:p179 + u37:p180 + u37:p181 + u67:p0 = 1
invariant :u18:p79 + u18:p80 + u18:p81 + u18:p82 + u67:p0 = 1
invariant :u55:p266 + u55:p267 + u55:p268 + u55:p269 + u55:p270 + u55:p271 + u55:p272 + u55:p273 + u55:p274 + u67:p0 = 1
invariant :u11:p49 + u11:p50 + u11:p51 + u11:p52 + u67:p0 = 1
invariant :u44:p213 + u44:p214 + u44:p215 + u44:p216 + u67:p0 = 1
invariant :u38:p182 + u38:p183 + u38:p184 + u67:p0 = 1
invariant :u17:p78 + u67:p0 = 1
invariant :u53:p250 + u53:p251 + u53:p252 + u53:p253 + u53:p254 + u53:p255 + u53:p256 + u53:p257 + u53:p258 + u67:p0 = 1
invariant :u63:p305 + u67:p0 = 1
invariant :u2:p6 + u2:p7 + u2:p8 + u2:p9 + u2:p10 + u2:p11 + u2:p12 + u67:p0 = 1
invariant :u6:p22 + u6:p23 + u6:p24 + u67:p0 = 1
invariant :u19:p83 + u19:p84 + u19:p85 + u19:p86 + u67:p0 = 1
invariant :u42:p208 + u67:p0 = 1
invariant :u22:p97 + u22:p98 + u22:p99 + u22:p100 + u22:p101 + u22:p102 + u22:p103 + u22:p104 + u22:p105 + u67:p0 = 1
invariant :u1:p1 + u1:p2 + u1:p3 + u1:p4 + u1:p5 + u67:p0 = 1
invariant :u13:p57 + u13:p58 + u13:p59 + u13:p60 + u67:p0 = 1
invariant :u47:p224 + u47:p225 + u47:p226 + u47:p227 + u47:p228 + u47:p229 + u47:p230 + u67:p0 = 1
invariant :u60:p288 + u60:p289 + u60:p290 + u67:p0 = 1
invariant :u10:p48 + u67:p0 = 1
invariant :u30:p138 + u30:p139 + u30:p140 + u30:p141 + u30:p142 + u30:p143 + u30:p144 + u30:p145 + u30:p146 + u67:p0 = 1
invariant :u57:p276 + u57:p277 + u57:p278 + u57:p279 + u67:p0 = 1
invariant :u64:p306 + u64:p307 + u64:p308 + u64:p309 + u67:p0 = 1
invariant :u66:p314 + u66:p315 + u66:p316 + u67:p0 = 1
invariant :u41:p201 + u41:p202 + u41:p203 + u41:p204 + u41:p205 + u41:p206 + u41:p207 + u67:p0 = 1
invariant :u51:p243 + u51:p244 + u51:p245 + u51:p246 + u67:p0 = 1
invariant :u54:p259 + u54:p260 + u54:p261 + u54:p262 + u54:p263 + u54:p264 + u54:p265 + u67:p0 = 1
invariant :u29:p129 + u29:p130 + u29:p131 + u29:p132 + u29:p133 + u29:p134 + u29:p135 + u29:p136 + u29:p137 + u67:p0 = 1
invariant :u31:p147 + u31:p148 + u31:p149 + u31:p150 + u31:p151 + u31:p152 + u31:p153 + u31:p154 + u31:p155 + u67:p0 = 1
invariant :u45:p217 + u45:p218 + u45:p219 + u45:p220 + u67:p0 = 1
invariant :u36:p174 + u36:p175 + u36:p176 + u36:p177 + u67:p0 = 1
invariant :u59:p284 + u59:p285 + u59:p286 + u59:p287 + u67:p0 = 1
invariant :u58:p280 + u58:p281 + u58:p282 + u58:p283 + u67:p0 = 1
invariant :u4:p14 + u4:p15 + u4:p16 + u4:p17 + u67:p0 = 1
invariant :u24:p113 + u67:p0 = 1
invariant :u26:p118 + u26:p119 + u26:p120 + u26:p121 + u67:p0 = 1
invariant :u15:p64 + u15:p65 + u15:p66 + u15:p67 + u15:p68 + u15:p69 + u15:p70 + u67:p0 = 1
invariant :u9:p41 + u9:p42 + u9:p43 + u9:p44 + u9:p45 + u9:p46 + u9:p47 + u67:p0 = 1
invariant :u28:p126 + u28:p127 + u28:p128 + u67:p0 = 1
invariant :u56:p275 + u67:p0 = 1
invariant :u35:p170 + u35:p171 + u35:p172 + u35:p173 + u67:p0 = 1
invariant :u12:p53 + u12:p54 + u12:p55 + u12:p56 + u67:p0 = 1
invariant :u39:p185 + u39:p186 + u39:p187 + u39:p188 + u39:p189 + u39:p190 + u39:p191 + u67:p0 = 1
invariant :u62:p298 + u62:p299 + u62:p300 + u62:p301 + u62:p302 + u62:p303 + u62:p304 + u67:p0 = 1
invariant :u32:p156 + u32:p157 + u32:p158 + u32:p159 + u32:p160 + u32:p161 + u32:p162 + u32:p163 + u32:p164 + u67:p0 = 1
invariant :u20:p87 + u20:p88 + u20:p89 + u67:p0 = 1
invariant :u14:p61 + u14:p62 + u14:p63 + u67:p0 = 1
invariant :u46:p221 + u46:p222 + u46:p223 + u67:p0 = 1
invariant :u16:p71 + u16:p72 + u16:p73 + u16:p74 + u16:p75 + u16:p76 + u16:p77 + u67:p0 = 1
invariant :u5:p18 + u5:p19 + u5:p20 + u5:p21 + u67:p0 = 1
invariant :u21:p90 + u21:p91 + u21:p92 + u21:p93 + u21:p94 + u21:p95 + u21:p96 + u67:p0 = 1
invariant :u40:p192 + u40:p193 + u40:p194 + u40:p195 + u40:p196 + u40:p197 + u40:p198 + u40:p199 + u40:p200 + u67:p0 = 1
invariant :u25:p114 + u25:p115 + u25:p116 + u25:p117 + u67:p0 = 1
invariant :u52:p247 + u52:p248 + u52:p249 + u67:p0 = 1
invariant :u23:p106 + u23:p107 + u23:p108 + u23:p109 + u23:p110 + u23:p111 + u23:p112 + u67:p0 = 1
invariant :u3:p13 + u67:p0 = 1
invariant :u7:p25 + u7:p26 + u7:p27 + u7:p28 + u7:p29 + u7:p30 + u7:p31 + u7:p32 + u7:p33 + u67:p0 = 1
invariant :u65:p310 + u65:p311 + u65:p312 + u65:p313 + u67:p0 = 1
invariant :u61:p291 + u61:p292 + u61:p293 + u61:p294 + u61:p295 + u61:p296 + u61:p297 + u67:p0 = 1
invariant :u34:p166 + u34:p167 + u34:p168 + u34:p169 + u67:p0 = 1
invariant :u50:p239 + u50:p240 + u50:p241 + u50:p242 + u67:p0 = 1
Running compilation step : CommandLine [args=[gcc, -c, -I/home/mcc/BenchKit//lts_install_dir//include, -I., -std=c99, -fPIC, -O2, model.c], workingDir=/home/mcc/execution]
Compilation finished in 9927 ms.
Running link step : CommandLine [args=[gcc, -shared, -o, gal.so, model.o], workingDir=/home/mcc/execution]
Link finished in 155 ms.
Running LTSmin : CommandLine [args=[/home/mcc/BenchKit//lts_install_dir//bin/pins2lts-mc, ./gal.so, --threads=8, -p, --pins-guards, --when, --ltl, [](<>((LTLAP0==true))), --buchi-type=spotba], workingDir=/home/mcc/execution]
LTSmin run took 11009 ms.
FORMULA NoC3x3-PT-8A-LTLFireability-00 FALSE TECHNIQUES PARTIAL_ORDER EXPLICIT LTSMIN SAT_SMT
Running LTSmin : CommandLine [args=[/home/mcc/BenchKit//lts_install_dir//bin/pins2lts-mc, ./gal.so, --threads=8, -p, --pins-guards, --when, --ltl, ((LTLAP1==true))U(<>(((LTLAP2==true))U((LTLAP3==true)))), --buchi-type=spotba], workingDir=/home/mcc/execution]
LTSmin run took 10091 ms.
FORMULA NoC3x3-PT-8A-LTLFireability-01 FALSE TECHNIQUES PARTIAL_ORDER EXPLICIT LTSMIN SAT_SMT
Running LTSmin : CommandLine [args=[/home/mcc/BenchKit//lts_install_dir//bin/pins2lts-mc, ./gal.so, --threads=8, --when, --ltl, [](<>((X((LTLAP4==true)))U(X((LTLAP5==true))))), --buchi-type=spotba], workingDir=/home/mcc/execution]
LTSmin run took 3094 ms.
FORMULA NoC3x3-PT-8A-LTLFireability-02 FALSE TECHNIQUES PARTIAL_ORDER EXPLICIT LTSMIN SAT_SMT
Running LTSmin : CommandLine [args=[/home/mcc/BenchKit//lts_install_dir//bin/pins2lts-mc, ./gal.so, --threads=8, -p, --pins-guards, --when, --ltl, []((((LTLAP5==true))U((LTLAP6==true)))U((LTLAP7==true))), --buchi-type=spotba], workingDir=/home/mcc/execution]
LTSmin run took 12188 ms.
FORMULA NoC3x3-PT-8A-LTLFireability-03 FALSE TECHNIQUES PARTIAL_ORDER EXPLICIT LTSMIN SAT_SMT
Running LTSmin : CommandLine [args=[/home/mcc/BenchKit//lts_install_dir//bin/pins2lts-mc, ./gal.so, --threads=8, --when, --ltl, <>([](X(X(X((LTLAP8==true)))))), --buchi-type=spotba], workingDir=/home/mcc/execution]
LTSmin run took 2715 ms.
FORMULA NoC3x3-PT-8A-LTLFireability-04 FALSE TECHNIQUES PARTIAL_ORDER EXPLICIT LTSMIN SAT_SMT
Running LTSmin : CommandLine [args=[/home/mcc/BenchKit//lts_install_dir//bin/pins2lts-mc, ./gal.so, --threads=8, --when, --ltl, (X(<>([]((LTLAP9==true)))))U(((LTLAP0==true))U(X((LTLAP10==true)))), --buchi-type=spotba], workingDir=/home/mcc/execution]
LTSmin run took 3840 ms.
FORMULA NoC3x3-PT-8A-LTLFireability-05 FALSE TECHNIQUES PARTIAL_ORDER EXPLICIT LTSMIN SAT_SMT
Running LTSmin : CommandLine [args=[/home/mcc/BenchKit//lts_install_dir//bin/pins2lts-mc, ./gal.so, --threads=8, -p, --pins-guards, --when, --ltl, <>((LTLAP11==true)), --buchi-type=spotba], workingDir=/home/mcc/execution]
LTSmin run took 13137 ms.
FORMULA NoC3x3-PT-8A-LTLFireability-06 FALSE TECHNIQUES PARTIAL_ORDER EXPLICIT LTSMIN SAT_SMT
Running LTSmin : CommandLine [args=[/home/mcc/BenchKit//lts_install_dir//bin/pins2lts-mc, ./gal.so, --threads=8, -p, --pins-guards, --when, --ltl, false, --buchi-type=spotba], workingDir=/home/mcc/execution]
LTSmin run took 11864 ms.
FORMULA NoC3x3-PT-8A-LTLFireability-07 FALSE TECHNIQUES PARTIAL_ORDER EXPLICIT LTSMIN SAT_SMT
Running LTSmin : CommandLine [args=[/home/mcc/BenchKit//lts_install_dir//bin/pins2lts-mc, ./gal.so, --threads=8, --when, --ltl, ((LTLAP12==true))U(X(X([]((LTLAP8==true))))), --buchi-type=spotba], workingDir=/home/mcc/execution]
LTSmin run took 1590 ms.
FORMULA NoC3x3-PT-8A-LTLFireability-08 FALSE TECHNIQUES PARTIAL_ORDER EXPLICIT LTSMIN SAT_SMT
Running LTSmin : CommandLine [args=[/home/mcc/BenchKit//lts_install_dir//bin/pins2lts-mc, ./gal.so, --threads=8, -p, --pins-guards, --when, --ltl, false, --buchi-type=spotba], workingDir=/home/mcc/execution]
LTSmin run took 10943 ms.
FORMULA NoC3x3-PT-8A-LTLFireability-09 FALSE TECHNIQUES PARTIAL_ORDER EXPLICIT LTSMIN SAT_SMT
Running LTSmin : CommandLine [args=[/home/mcc/BenchKit//lts_install_dir//bin/pins2lts-mc, ./gal.so, --threads=8, --when, --ltl, <>(X((LTLAP13==true))), --buchi-type=spotba], workingDir=/home/mcc/execution]
LTSmin run took 2860 ms.
FORMULA NoC3x3-PT-8A-LTLFireability-10 FALSE TECHNIQUES PARTIAL_ORDER EXPLICIT LTSMIN SAT_SMT
Running LTSmin : CommandLine [args=[/home/mcc/BenchKit//lts_install_dir//bin/pins2lts-mc, ./gal.so, --threads=8, -p, --pins-guards, --when, --ltl, (<>(<>([]((LTLAP10==true)))))U((<>((LTLAP14==true)))U(<>((LTLAP11==true)))), --buchi-type=spotba], workingDir=/home/mcc/execution]
Reverse transition relation is NOT exact ! Due to transitions u4.t3523, u4.t3524, u4.t3525, u4.t3526, u4.t3527, u4.t3528, u4.t3529, u4.t3530, u4.t3531, u4.t3532, u4.t3533, u4.t3534, u4.t3535, u4.t3536, u4.t3537, u4.t3538, u4.t3539, u4.t3540, u4.t3541, u4.t3542, u4.t3543, u4.t3544, u4.t3545, u4.t3546, u4.t3547, u4.t3548, u4.t3549, u4.t3550, u4.t3551, u4.t3552, u4.t3553, u4.t3554, u4.t3555, u4.t3556, u4.t3557, u4.t3558, u4.t3559, u4.t3560, u4.t3561, u4.t3562, u4.t3563, u4.t3564, u4.t3565, u4.t3566, u4.t3567, u4.t3568, u4.t3569, u4.t3570, u4.t3571, u4.t3572, u4.t3573, u4.t3574, u4.t3575, u4.t3576, u4.t3577, u4.t3578, u4.t3579, u4.t3580, u4.t3581, u4.t3582, u4.t3583, u4.t3584, u4.t3585, u4.t3586, u4.t3587, u4.t3588, u4.t3589, u4.t3590, u4.t3591, u4.t3592, u4.t3593, u4.t3594, u4.t3595, u4.t3596, u4.t3597, u4.t3598, u4.t3599, u4.t3600, u4.t3601, u4.t3602, u4.t3603, u4.t3604, u4.t3605, u4.t3606, u4.t3607, u4.t3608, u4.t3609, u4.t3610, u4.t3611, u4.t3612, u4.t3613, u4.t3614, u4.t3615, u4.t3616, u4.t3617, u4.t3618, u4.t3619, u4.t3620, u4.t3621, u4.t3622, u4.t3623, u4.t3624, u4.t3625, u4.t3626, u4.t3627, u4.t3628, u4.t3629, u4.t3630, u4.t3631, u4.t3632, u4.t3633, u4.t3634, u4.t3635, u4.t3636, u4.t3637, u4.t3638, u4.t3639, u4.t3640, u4.t3641, u4.t3642, u4.t3643, u4.t3644, u4.t3645, u4.t3646, u4.t3647, u4.t3648, u4.t3649, u4.t3650, u4.t3651, u4.t3652, u4.t3653, u4.t3654, u4.t3655, u4.t3656, u4.t3657, u4.t3658, u4.t3659, u4.t3660, u4.t3661, u4.t3662, u4.t3663, u4.t3664, u4.t3665, u4.t3666, u4.t3667, u4.t3668, u4.t3669, u4.t3670, u4.t3671, u5.t3372, u5.t3373, u5.t3374, u5.t3375, u5.t3376, u5.t3377, u5.t3378, u5.t3379, u5.t3380, u5.t3381, u5.t3382, u5.t3383, u5.t3384, u5.t3385, u5.t3386, u5.t3387, u5.t3388, u5.t3389, u5.t3390, u5.t3391, u5.t3392, u5.t3393, u5.t3394, u5.t3395, u5.t3396, u5.t3397, u5.t3398, u5.t3399, u5.t3400, u5.t3401, u5.t3402, u5.t3403, u5.t3404, u5.t3405, u5.t3406, u5.t3407, u5.t3408, u5.t3409, u5.t3410, u5.t3411, u5.t3412, u5.t3413, u5.t3414, u5.t3415, u5.t3416, u5.t3417, u5.t3418, u5.t3419, u5.t3420, u5.t3421, u5.t3422, u5.t3423, u5.t3424, u5.t3425, u5.t3426, u5.t3427, u5.t3428, u5.t3429, u5.t3430, u5.t3431, u5.t3432, u5.t3433, u5.t3434, u5.t3435, u5.t3436, u5.t3437, u5.t3438, u5.t3439, u5.t3440, u5.t3441, u5.t3442, u5.t3443, u5.t3444, u5.t3445, u5.t3446, u5.t3447, u5.t3448, u5.t3449, u5.t3450, u5.t3451, u5.t3452, u5.t3453, u5.t3454, u5.t3455, u5.t3456, u5.t3457, u5.t3458, u5.t3459, u5.t3460, u5.t3461, u5.t3462, u5.t3463, u5.t3464, u5.t3465, u5.t3466, u5.t3467, u5.t3468, u5.t3469, u5.t3470, u5.t3471, u5.t3472, u5.t3473, u5.t3474, u5.t3475, u5.t3476, u5.t3477, u5.t3478, u5.t3479, u5.t3480, u5.t3481, u5.t3482, u5.t3483, u5.t3484, u5.t3485, u5.t3486, u5.t3487, u5.t3488, u5.t3489, u5.t3490, u5.t3491, u5.t3492, u5.t3493, u5.t3494, u5.t3495, u5.t3496, u5.t3497, u5.t3498, u5.t3499, u5.t3500, u5.t3501, u5.t3502, u5.t3503, u5.t3504, u5.t3505, u5.t3506, u5.t3507, u5.t3508, u5.t3509, u5.t3510, u5.t3511, u5.t3512, u5.t3513, u5.t3514, u5.t3515, u5.t3516, u5.t3517, u5.t3518, u5.t3519, u5.t3520, u11.t3217, u11.t3218, u11.t3219, u11.t3220, u11.t3221, u11.t3222, u11.t3223, u11.t3224, u11.t3225, u11.t3226, u11.t3227, u11.t3228, u11.t3229, u11.t3230, u11.t3231, u11.t3232, u11.t3233, u11.t3234, u11.t3235, u11.t3236, u11.t3237, u11.t3238, u11.t3239, u11.t3240, u11.t3241, u11.t3242, u11.t3243, u11.t3244, u11.t3245, u11.t3246, u11.t3247, u11.t3248, u11.t3249, u11.t3250, u11.t3251, u11.t3252, u11.t3253, u11.t3254, u11.t3255, u11.t3256, u11.t3257, u11.t3258, u11.t3259, u11.t3260, u11.t3261, u11.t3262, u11.t3263, u11.t3264, u11.t3265, u11.t3266, u11.t3267, u11.t3268, u11.t3269, u11.t3270, u11.t3271, u11.t3272, u11.t3273, u11.t3274, u11.t3275, u11.t3276, u11.t3277, u11.t3278, u11.t3279, u11.t3280, u11.t3281, u11.t3282, u11.t3283, u11.t3284, u11.t3285, u11.t3286, u11.t3287, u11.t3288, u11.t3289, u11.t3290, u11.t3291, u11.t3292, u11.t3293, u11.t3294, u11.t3295, u11.t3296, u11.t3297, u11.t3298, u11.t3299, u11.t3300, u11.t3301, u11.t3302, u11.t3303, u11.t3304, u11.t3305, u11.t3306, u11.t3307, u11.t3308, u11.t3309, u11.t3310, u11.t3311, u11.t3312, u11.t3313, u11.t3314, u11.t3315, u11.t3316, u11.t3317, u11.t3318, u11.t3319, u11.t3320, u11.t3321, u11.t3322, u11.t3323, u11.t3324, u11.t3325, u11.t3326, u11.t3327, u11.t3328, u11.t3329, u11.t3330, u11.t3331, u11.t3332, u11.t3333, u11.t3334, u11.t3335, u11.t3336, u11.t3337, u11.t3338, u11.t3339, u11.t3340, u11.t3341, u11.t3342, u11.t3343, u11.t3344, u11.t3345, u11.t3346, u11.t3347, u11.t3348, u11.t3349, u11.t3350, u11.t3351, u11.t3352, u11.t3353, u11.t3354, u11.t3355, u11.t3356, u11.t3357, u11.t3358, u11.t3359, u11.t3360, u11.t3361, u11.t3362, u11.t3363, u11.t3364, u11.t3365, u12.t3066, u12.t3067, u12.t3068, u12.t3069, u12.t3070, u12.t3071, u12.t3072, u12.t3073, u12.t3074, u12.t3075, u12.t3076, u12.t3077, u12.t3078, u12.t3079, u12.t3080, u12.t3081, u12.t3082, u12.t3083, u12.t3084, u12.t3085, u12.t3086, u12.t3087, u12.t3088, u12.t3089, u12.t3090, u12.t3091, u12.t3092, u12.t3093, u12.t3094, u12.t3095, u12.t3096, u12.t3097, u12.t3098, u12.t3099, u12.t3100, u12.t3101, u12.t3102, u12.t3103, u12.t3104, u12.t3105, u12.t3106, u12.t3107, u12.t3108, u12.t3109, u12.t3110, u12.t3111, u12.t3112, u12.t3113, u12.t3114, u12.t3115, u12.t3116, u12.t3117, u12.t3118, u12.t3119, u12.t3120, u12.t3121, u12.t3122, u12.t3123, u12.t3124, u12.t3125, u12.t3126, u12.t3127, u12.t3128, u12.t3129, u12.t3130, u12.t3131, u12.t3132, u12.t3133, u12.t3134, u12.t3135, u12.t3136, u12.t3137, u12.t3138, u12.t3139, u12.t3140, u12.t3141, u12.t3142, u12.t3143, u12.t3144, u12.t3145, u12.t3146, u12.t3147, u12.t3148, u12.t3149, u12.t3150, u12.t3151, u12.t3152, u12.t3153, u12.t3154, u12.t3155, u12.t3156, u12.t3157, u12.t3158, u12.t3159, u12.t3160, u12.t3161, u12.t3162, u12.t3163, u12.t3164, u12.t3165, u12.t3166, u12.t3167, u12.t3168, u12.t3169, u12.t3170, u12.t3171, u12.t3172, u12.t3173, u12.t3174, u12.t3175, u12.t3176, u12.t3177, u12.t3178, u12.t3179, u12.t3180, u12.t3181, u12.t3182, u12.t3183, u12.t3184, u12.t3185, u12.t3186, u12.t3187, u12.t3188, u12.t3189, u12.t3190, u12.t3191, u12.t3192, u12.t3193, u12.t3194, u12.t3195, u12.t3196, u12.t3197, u12.t3198, u12.t3199, u12.t3200, u12.t3201, u12.t3202, u12.t3203, u12.t3204, u12.t3205, u12.t3206, u12.t3207, u12.t3208, u12.t3209, u12.t3210, u12.t3211, u12.t3212, u12.t3213, u12.t3214, u13.t2915, u13.t2916, u13.t2917, u13.t2918, u13.t2919, u13.t2920, u13.t2921, u13.t2922, u13.t2923, u13.t2924, u13.t2925, u13.t2926, u13.t2927, u13.t2928, u13.t2929, u13.t2930, u13.t2931, u13.t2932, u13.t2933, u13.t2934, u13.t2935, u13.t2936, u13.t2937, u13.t2938, u13.t2939, u13.t2940, u13.t2941, u13.t2942, u13.t2943, u13.t2944, u13.t2945, u13.t2946, u13.t2947, u13.t2948, u13.t2949, u13.t2950, u13.t2951, u13.t2952, u13.t2953, u13.t2954, u13.t2955, u13.t2956, u13.t2957, u13.t2958, u13.t2959, u13.t2960, u13.t2961, u13.t2962, u13.t2963, u13.t2964, u13.t2965, u13.t2966, u13.t2967, u13.t2968, u13.t2969, u13.t2970, u13.t2971, u13.t2972, u13.t2973, u13.t2974, u13.t2975, u13.t2976, u13.t2977, u13.t2978, u13.t2979, u13.t2980, u13.t2981, u13.t2982, u13.t2983, u13.t2984, u13.t2985, u13.t2986, u13.t2987, u13.t2988, u13.t2989, u13.t2990, u13.t2991, u13.t2992, u13.t2993, u13.t2994, u13.t2995, u13.t2996, u13.t2997, u13.t2998, u13.t2999, u13.t3000, u13.t3001, u13.t3002, u13.t3003, u13.t3004, u13.t3005, u13.t3006, u13.t3007, u13.t3008, u13.t3009, u13.t3010, u13.t3011, u13.t3012, u13.t3013, u13.t3014, u13.t3015, u13.t3016, u13.t3017, u13.t3018, u13.t3019, u13.t3020, u13.t3021, u13.t3022, u13.t3023, u13.t3024, u13.t3025, u13.t3026, u13.t3027, u13.t3028, u13.t3029, u13.t3030, u13.t3031, u13.t3032, u13.t3033, u13.t3034, u13.t3035, u13.t3036, u13.t3037, u13.t3038, u13.t3039, u13.t3040, u13.t3041, u13.t3042, u13.t3043, u13.t3044, u13.t3045, u13.t3046, u13.t3047, u13.t3048, u13.t3049, u13.t3050, u13.t3051, u13.t3052, u13.t3053, u13.t3054, u13.t3055, u13.t3056, u13.t3057, u13.t3058, u13.t3059, u13.t3060, u13.t3061, u13.t3062, u13.t3063, u18.t2758, u18.t2759, u18.t2760, u18.t2761, u18.t2762, u18.t2763, u18.t2764, u18.t2765, u18.t2766, u18.t2767, u18.t2768, u18.t2769, u18.t2770, u18.t2771, u18.t2772, u18.t2773, u18.t2774, u18.t2775, u18.t2776, u18.t2777, u18.t2778, u18.t2779, u18.t2780, u18.t2781, u18.t2782, u18.t2783, u18.t2784, u18.t2785, u18.t2786, u18.t2787, u18.t2788, u18.t2789, u18.t2790, u18.t2791, u18.t2792, u18.t2793, u18.t2794, u18.t2795, u18.t2796, u18.t2797, u18.t2798, u18.t2799, u18.t2800, u18.t2801, u18.t2802, u18.t2803, u18.t2804, u18.t2805, u18.t2806, u18.t2807, u18.t2808, u18.t2809, u18.t2810, u18.t2811, u18.t2812, u18.t2813, u18.t2814, u18.t2815, u18.t2816, u18.t2817, u18.t2818, u18.t2819, u18.t2820, u18.t2821, u18.t2822, u18.t2823, u18.t2824, u18.t2825, u18.t2826, u18.t2827, u18.t2828, u18.t2829, u18.t2830, u18.t2831, u18.t2832, u18.t2833, u18.t2834, u18.t2835, u18.t2836, u18.t2837, u18.t2838, u18.t2839, u18.t2840, u18.t2841, u18.t2842, u18.t2843, u18.t2844, u18.t2845, u18.t2846, u18.t2847, u18.t2848, u18.t2849, u18.t2850, u18.t2851, u18.t2852, u18.t2853, u18.t2854, u18.t2855, u18.t2856, u18.t2857, u18.t2858, u18.t2859, u18.t2860, u18.t2861, u18.t2862, u18.t2863, u18.t2864, u18.t2865, u18.t2866, u18.t2867, u18.t2868, u18.t2869, u18.t2870, u18.t2871, u18.t2872, u18.t2873, u18.t2874, u18.t2875, u18.t2876, u18.t2877, u18.t2878, u18.t2879, u18.t2880, u18.t2881, u18.t2882, u18.t2883, u18.t2884, u18.t2885, u18.t2886, u18.t2887, u18.t2888, u18.t2889, u18.t2890, u18.t2891, u18.t2892, u18.t2893, u18.t2894, u18.t2895, u18.t2896, u18.t2897, u18.t2898, u18.t2899, u18.t2900, u18.t2901, u18.t2902, u18.t2903, u18.t2904, u18.t2905, u18.t2906, u19.t2607, u19.t2608, u19.t2609, u19.t2610, u19.t2611, u19.t2612, u19.t2613, u19.t2614, u19.t2615, u19.t2616, u19.t2617, u19.t2618, u19.t2619, u19.t2620, u19.t2621, u19.t2622, u19.t2623, u19.t2624, u19.t2625, u19.t2626, u19.t2627, u19.t2628, u19.t2629, u19.t2630, u19.t2631, u19.t2632, u19.t2633, u19.t2634, u19.t2635, u19.t2636, u19.t2637, u19.t2638, u19.t2639, u19.t2640, u19.t2641, u19.t2642, u19.t2643, u19.t2644, u19.t2645, u19.t2646, u19.t2647, u19.t2648, u19.t2649, u19.t2650, u19.t2651, u19.t2652, u19.t2653, u19.t2654, u19.t2655, u19.t2656, u19.t2657, u19.t2658, u19.t2659, u19.t2660, u19.t2661, u19.t2662, u19.t2663, u19.t2664, u19.t2665, u19.t2666, u19.t2667, u19.t2668, u19.t2669, u19.t2670, u19.t2671, u19.t2672, u19.t2673, u19.t2674, u19.t2675, u19.t2676, u19.t2677, u19.t2678, u19.t2679, u19.t2680, u19.t2681, u19.t2682, u19.t2683, u19.t2684, u19.t2685, u19.t2686, u19.t2687, u19.t2688, u19.t2689, u19.t2690, u19.t2691, u19.t2692, u19.t2693, u19.t2694, u19.t2695, u19.t2696, u19.t2697, u19.t2698, u19.t2699, u19.t2700, u19.t2701, u19.t2702, u19.t2703, u19.t2704, u19.t2705, u19.t2706, u19.t2707, u19.t2708, u19.t2709, u19.t2710, u19.t2711, u19.t2712, u19.t2713, u19.t2714, u19.t2715, u19.t2716, u19.t2717, u19.t2718, u19.t2719, u19.t2720, u19.t2721, u19.t2722, u19.t2723, u19.t2724, u19.t2725, u19.t2726, u19.t2727, u19.t2728, u19.t2729, u19.t2730, u19.t2731, u19.t2732, u19.t2733, u19.t2734, u19.t2735, u19.t2736, u19.t2737, u19.t2738, u19.t2739, u19.t2740, u19.t2741, u19.t2742, u19.t2743, u19.t2744, u19.t2745, u19.t2746, u19.t2747, u19.t2748, u19.t2749, u19.t2750, u19.t2751, u19.t2752, u19.t2753, u19.t2754, u19.t2755, u25.t2452, u25.t2453, u25.t2454, u25.t2455, u25.t2456, u25.t2457, u25.t2458, u25.t2459, u25.t2460, u25.t2461, u25.t2462, u25.t2463, u25.t2464, u25.t2465, u25.t2466, u25.t2467, u25.t2468, u25.t2469, u25.t2470, u25.t2471, u25.t2472, u25.t2473, u25.t2474, u25.t2475, u25.t2476, u25.t2477, u25.t2478, u25.t2479, u25.t2480, u25.t2481, u25.t2482, u25.t2483, u25.t2484, u25.t2485, u25.t2486, u25.t2487, u25.t2488, u25.t2489, u25.t2490, u25.t2491, u25.t2492, u25.t2493, u25.t2494, u25.t2495, u25.t2496, u25.t2497, u25.t2498, u25.t2499, u25.t2500, u25.t2501, u25.t2502, u25.t2503, u25.t2504, u25.t2505, u25.t2506, u25.t2507, u25.t2508, u25.t2509, u25.t2510, u25.t2511, u25.t2512, u25.t2513, u25.t2514, u25.t2515, u25.t2516, u25.t2517, u25.t2518, u25.t2519, u25.t2520, u25.t2521, u25.t2522, u25.t2523, u25.t2524, u25.t2525, u25.t2526, u25.t2527, u25.t2528, u25.t2529, u25.t2530, u25.t2531, u25.t2532, u25.t2533, u25.t2534, u25.t2535, u25.t2536, u25.t2537, u25.t2538, u25.t2539, u25.t2540, u25.t2541, u25.t2542, u25.t2543, u25.t2544, u25.t2545, u25.t2546, u25.t2547, u25.t2548, u25.t2549, u25.t2550, u25.t2551, u25.t2552, u25.t2553, u25.t2554, u25.t2555, u25.t2556, u25.t2557, u25.t2558, u25.t2559, u25.t2560, u25.t2561, u25.t2562, u25.t2563, u25.t2564, u25.t2565, u25.t2566, u25.t2567, u25.t2568, u25.t2569, u25.t2570, u25.t2571, u25.t2572, u25.t2573, u25.t2574, u25.t2575, u25.t2576, u25.t2577, u25.t2578, u25.t2579, u25.t2580, u25.t2581, u25.t2582, u25.t2583, u25.t2584, u25.t2585, u25.t2586, u25.t2587, u25.t2588, u25.t2589, u25.t2590, u25.t2591, u25.t2592, u25.t2593, u25.t2594, u25.t2595, u25.t2596, u25.t2597, u25.t2598, u25.t2599, u25.t2600, u26.t2301, u26.t2302, u26.t2303, u26.t2304, u26.t2305, u26.t2306, u26.t2307, u26.t2308, u26.t2309, u26.t2310, u26.t2311, u26.t2312, u26.t2313, u26.t2314, u26.t2315, u26.t2316, u26.t2317, u26.t2318, u26.t2319, u26.t2320, u26.t2321, u26.t2322, u26.t2323, u26.t2324, u26.t2325, u26.t2326, u26.t2327, u26.t2328, u26.t2329, u26.t2330, u26.t2331, u26.t2332, u26.t2333, u26.t2334, u26.t2335, u26.t2336, u26.t2337, u26.t2338, u26.t2339, u26.t2340, u26.t2341, u26.t2342, u26.t2343, u26.t2344, u26.t2345, u26.t2346, u26.t2347, u26.t2348, u26.t2349, u26.t2350, u26.t2351, u26.t2352, u26.t2353, u26.t2354, u26.t2355, u26.t2356, u26.t2357, u26.t2358, u26.t2359, u26.t2360, u26.t2361, u26.t2362, u26.t2363, u26.t2364, u26.t2365, u26.t2366, u26.t2367, u26.t2368, u26.t2369, u26.t2370, u26.t2371, u26.t2372, u26.t2373, u26.t2374, u26.t2375, u26.t2376, u26.t2377, u26.t2378, u26.t2379, u26.t2380, u26.t2381, u26.t2382, u26.t2383, u26.t2384, u26.t2385, u26.t2386, u26.t2387, u26.t2388, u26.t2389, u26.t2390, u26.t2391, u26.t2392, u26.t2393, u26.t2394, u26.t2395, u26.t2396, u26.t2397, u26.t2398, u26.t2399, u26.t2400, u26.t2401, u26.t2402, u26.t2403, u26.t2404, u26.t2405, u26.t2406, u26.t2407, u26.t2408, u26.t2409, u26.t2410, u26.t2411, u26.t2412, u26.t2413, u26.t2414, u26.t2415, u26.t2416, u26.t2417, u26.t2418, u26.t2419, u26.t2420, u26.t2421, u26.t2422, u26.t2423, u26.t2424, u26.t2425, u26.t2426, u26.t2427, u26.t2428, u26.t2429, u26.t2430, u26.t2431, u26.t2432, u26.t2433, u26.t2434, u26.t2435, u26.t2436, u26.t2437, u26.t2438, u26.t2439, u26.t2440, u26.t2441, u26.t2442, u26.t2443, u26.t2444, u26.t2445, u26.t2446, u26.t2447, u26.t2448, u26.t2449, u27.t2150, u27.t2151, u27.t2152, u27.t2153, u27.t2154, u27.t2155, u27.t2156, u27.t2157, u27.t2158, u27.t2159, u27.t2160, u27.t2161, u27.t2162, u27.t2163, u27.t2164, u27.t2165, u27.t2166, u27.t2167, u27.t2168, u27.t2169, u27.t2170, u27.t2171, u27.t2172, u27.t2173, u27.t2174, u27.t2175, u27.t2176, u27.t2177, u27.t2178, u27.t2179, u27.t2180, u27.t2181, u27.t2182, u27.t2183, u27.t2184, u27.t2185, u27.t2186, u27.t2187, u27.t2188, u27.t2189, u27.t2190, u27.t2191, u27.t2192, u27.t2193, u27.t2194, u27.t2195, u27.t2196, u27.t2197, u27.t2198, u27.t2199, u27.t2200, u27.t2201, u27.t2202, u27.t2203, u27.t2204, u27.t2205, u27.t2206, u27.t2207, u27.t2208, u27.t2209, u27.t2210, u27.t2211, u27.t2212, u27.t2213, u27.t2214, u27.t2215, u27.t2216, u27.t2217, u27.t2218, u27.t2219, u27.t2220, u27.t2221, u27.t2222, u27.t2223, u27.t2224, u27.t2225, u27.t2226, u27.t2227, u27.t2228, u27.t2229, u27.t2230, u27.t2231, u27.t2232, u27.t2233, u27.t2234, u27.t2235, u27.t2236, u27.t2237, u27.t2238, u27.t2239, u27.t2240, u27.t2241, u27.t2242, u27.t2243, u27.t2244, u27.t2245, u27.t2246, u27.t2247, u27.t2248, u27.t2249, u27.t2250, u27.t2251, u27.t2252, u27.t2253, u27.t2254, u27.t2255, u27.t2256, u27.t2257, u27.t2258, u27.t2259, u27.t2260, u27.t2261, u27.t2262, u27.t2263, u27.t2264, u27.t2265, u27.t2266, u27.t2267, u27.t2268, u27.t2269, u27.t2270, u27.t2271, u27.t2272, u27.t2273, u27.t2274, u27.t2275, u27.t2276, u27.t2277, u27.t2278, u27.t2279, u27.t2280, u27.t2281, u27.t2282, u27.t2283, u27.t2284, u27.t2285, u27.t2286, u27.t2287, u27.t2288, u27.t2289, u27.t2290, u27.t2291, u27.t2292, u27.t2293, u27.t2294, u27.t2295, u27.t2296, u27.t2297, u27.t2298, u34.t1993, u34.t1994, u34.t1995, u34.t1996, u34.t1997, u34.t1998, u34.t1999, u34.t2000, u34.t2001, u34.t2002, u34.t2003, u34.t2004, u34.t2005, u34.t2006, u34.t2007, u34.t2008, u34.t2009, u34.t2010, u34.t2011, u34.t2012, u34.t2013, u34.t2014, u34.t2015, u34.t2016, u34.t2017, u34.t2018, u34.t2019, u34.t2020, u34.t2021, u34.t2022, u34.t2023, u34.t2024, u34.t2025, u34.t2026, u34.t2027, u34.t2028, u34.t2029, u34.t2030, u34.t2031, u34.t2032, u34.t2033, u34.t2034, u34.t2035, u34.t2036, u34.t2037, u34.t2038, u34.t2039, u34.t2040, u34.t2041, u34.t2042, u34.t2043, u34.t2044, u34.t2045, u34.t2046, u34.t2047, u34.t2048, u34.t2049, u34.t2050, u34.t2051, u34.t2052, u34.t2053, u34.t2054, u34.t2055, u34.t2056, u34.t2057, u34.t2058, u34.t2059, u34.t2060, u34.t2061, u34.t2062, u34.t2063, u34.t2064, u34.t2065, u34.t2066, u34.t2067, u34.t2068, u34.t2069, u34.t2070, u34.t2071, u34.t2072, u34.t2073, u34.t2074, u34.t2075, u34.t2076, u34.t2077, u34.t2078, u34.t2079, u34.t2080, u34.t2081, u34.t2082, u34.t2083, u34.t2084, u34.t2085, u34.t2086, u34.t2087, u34.t2088, u34.t2089, u34.t2090, u34.t2091, u34.t2092, u34.t2093, u34.t2094, u34.t2095, u34.t2096, u34.t2097, u34.t2098, u34.t2099, u34.t2100, u34.t2101, u34.t2102, u34.t2103, u34.t2104, u34.t2105, u34.t2106, u34.t2107, u34.t2108, u34.t2109, u34.t2110, u34.t2111, u34.t2112, u34.t2113, u34.t2114, u34.t2115, u34.t2116, u34.t2117, u34.t2118, u34.t2119, u34.t2120, u34.t2121, u34.t2122, u34.t2123, u34.t2124, u34.t2125, u34.t2126, u34.t2127, u34.t2128, u34.t2129, u34.t2130, u34.t2131, u34.t2132, u34.t2133, u34.t2134, u34.t2135, u34.t2136, u34.t2137, u34.t2138, u34.t2139, u34.t2140, u34.t2141, u35.t1842, u35.t1843, u35.t1844, u35.t1845, u35.t1846, u35.t1847, u35.t1848, u35.t1849, u35.t1850, u35.t1851, u35.t1852, u35.t1853, u35.t1854, u35.t1855, u35.t1856, u35.t1857, u35.t1858, u35.t1859, u35.t1860, u35.t1861, u35.t1862, u35.t1863, u35.t1864, u35.t1865, u35.t1866, u35.t1867, u35.t1868, u35.t1869, u35.t1870, u35.t1871, u35.t1872, u35.t1873, u35.t1874, u35.t1875, u35.t1876, u35.t1877, u35.t1878, u35.t1879, u35.t1880, u35.t1881, u35.t1882, u35.t1883, u35.t1884, u35.t1885, u35.t1886, u35.t1887, u35.t1888, u35.t1889, u35.t1890, u35.t1891, u35.t1892, u35.t1893, u35.t1894, u35.t1895, u35.t1896, u35.t1897, u35.t1898, u35.t1899, u35.t1900, u35.t1901, u35.t1902, u35.t1903, u35.t1904, u35.t1905, u35.t1906, u35.t1907, u35.t1908, u35.t1909, u35.t1910, u35.t1911, u35.t1912, u35.t1913, u35.t1914, u35.t1915, u35.t1916, u35.t1917, u35.t1918, u35.t1919, u35.t1920, u35.t1921, u35.t1922, u35.t1923, u35.t1924, u35.t1925, u35.t1926, u35.t1927, u35.t1928, u35.t1929, u35.t1930, u35.t1931, u35.t1932, u35.t1933, u35.t1934, u35.t1935, u35.t1936, u35.t1937, u35.t1938, u35.t1939, u35.t1940, u35.t1941, u35.t1942, u35.t1943, u35.t1944, u35.t1945, u35.t1946, u35.t1947, u35.t1948, u35.t1949, u35.t1950, u35.t1951, u35.t1952, u35.t1953, u35.t1954, u35.t1955, u35.t1956, u35.t1957, u35.t1958, u35.t1959, u35.t1960, u35.t1961, u35.t1962, u35.t1963, u35.t1964, u35.t1965, u35.t1966, u35.t1967, u35.t1968, u35.t1969, u35.t1970, u35.t1971, u35.t1972, u35.t1973, u35.t1974, u35.t1975, u35.t1976, u35.t1977, u35.t1978, u35.t1979, u35.t1980, u35.t1981, u35.t1982, u35.t1983, u35.t1984, u35.t1985, u35.t1986, u35.t1987, u35.t1988, u35.t1989, u35.t1990, u36.t1691, u36.t1692, u36.t1693, u36.t1694, u36.t1695, u36.t1696, u36.t1697, u36.t1698, u36.t1699, u36.t1700, u36.t1701, u36.t1702, u36.t1703, u36.t1704, u36.t1705, u36.t1706, u36.t1707, u36.t1708, u36.t1709, u36.t1710, u36.t1711, u36.t1712, u36.t1713, u36.t1714, u36.t1715, u36.t1716, u36.t1717, u36.t1718, u36.t1719, u36.t1720, u36.t1721, u36.t1722, u36.t1723, u36.t1724, u36.t1725, u36.t1726, u36.t1727, u36.t1728, u36.t1729, u36.t1730, u36.t1731, u36.t1732, u36.t1733, u36.t1734, u36.t1735, u36.t1736, u36.t1737, u36.t1738, u36.t1739, u36.t1740, u36.t1741, u36.t1742, u36.t1743, u36.t1744, u36.t1745, u36.t1746, u36.t1747, u36.t1748, u36.t1749, u36.t1750, u36.t1751, u36.t1752, u36.t1753, u36.t1754, u36.t1755, u36.t1756, u36.t1757, u36.t1758, u36.t1759, u36.t1760, u36.t1761, u36.t1762, u36.t1763, u36.t1764, u36.t1765, u36.t1766, u36.t1767, u36.t1768, u36.t1769, u36.t1770, u36.t1771, u36.t1772, u36.t1773, u36.t1774, u36.t1775, u36.t1776, u36.t1777, u36.t1778, u36.t1779, u36.t1780, u36.t1781, u36.t1782, u36.t1783, u36.t1784, u36.t1785, u36.t1786, u36.t1787, u36.t1788, u36.t1789, u36.t1790, u36.t1791, u36.t1792, u36.t1793, u36.t1794, u36.t1795, u36.t1796, u36.t1797, u36.t1798, u36.t1799, u36.t1800, u36.t1801, u36.t1802, u36.t1803, u36.t1804, u36.t1805, u36.t1806, u36.t1807, u36.t1808, u36.t1809, u36.t1810, u36.t1811, u36.t1812, u36.t1813, u36.t1814, u36.t1815, u36.t1816, u36.t1817, u36.t1818, u36.t1819, u36.t1820, u36.t1821, u36.t1822, u36.t1823, u36.t1824, u36.t1825, u36.t1826, u36.t1827, u36.t1828, u36.t1829, u36.t1830, u36.t1831, u36.t1832, u36.t1833, u36.t1834, u36.t1835, u36.t1836, u36.t1837, u36.t1838, u36.t1839, u37.t1540, u37.t1541, u37.t1542, u37.t1543, u37.t1544, u37.t1545, u37.t1546, u37.t1547, u37.t1548, u37.t1549, u37.t1550, u37.t1551, u37.t1552, u37.t1553, u37.t1554, u37.t1555, u37.t1556, u37.t1557, u37.t1558, u37.t1559, u37.t1560, u37.t1561, u37.t1562, u37.t1563, u37.t1564, u37.t1565, u37.t1566, u37.t1567, u37.t1568, u37.t1569, u37.t1570, u37.t1571, u37.t1572, u37.t1573, u37.t1574, u37.t1575, u37.t1576, u37.t1577, u37.t1578, u37.t1579, u37.t1580, u37.t1581, u37.t1582, u37.t1583, u37.t1584, u37.t1585, u37.t1586, u37.t1587, u37.t1588, u37.t1589, u37.t1590, u37.t1591, u37.t1592, u37.t1593, u37.t1594, u37.t1595, u37.t1596, u37.t1597, u37.t1598, u37.t1599, u37.t1600, u37.t1601, u37.t1602, u37.t1603, u37.t1604, u37.t1605, u37.t1606, u37.t1607, u37.t1608, u37.t1609, u37.t1610, u37.t1611, u37.t1612, u37.t1613, u37.t1614, u37.t1615, u37.t1616, u37.t1617, u37.t1618, u37.t1619, u37.t1620, u37.t1621, u37.t1622, u37.t1623, u37.t1624, u37.t1625, u37.t1626, u37.t1627, u37.t1628, u37.t1629, u37.t1630, u37.t1631, u37.t1632, u37.t1633, u37.t1634, u37.t1635, u37.t1636, u37.t1637, u37.t1638, u37.t1639, u37.t1640, u37.t1641, u37.t1642, u37.t1643, u37.t1644, u37.t1645, u37.t1646, u37.t1647, u37.t1648, u37.t1649, u37.t1650, u37.t1651, u37.t1652, u37.t1653, u37.t1654, u37.t1655, u37.t1656, u37.t1657, u37.t1658, u37.t1659, u37.t1660, u37.t1661, u37.t1662, u37.t1663, u37.t1664, u37.t1665, u37.t1666, u37.t1667, u37.t1668, u37.t1669, u37.t1670, u37.t1671, u37.t1672, u37.t1673, u37.t1674, u37.t1675, u37.t1676, u37.t1677, u37.t1678, u37.t1679, u37.t1680, u37.t1681, u37.t1682, u37.t1683, u37.t1684, u37.t1685, u37.t1686, u37.t1687, u37.t1688, u43.t1379, u43.t1380, u43.t1381, u43.t1382, u43.t1383, u43.t1384, u43.t1385, u43.t1386, u43.t1387, u43.t1388, u43.t1389, u43.t1390, u43.t1391, u43.t1392, u43.t1393, u43.t1394, u43.t1395, u43.t1396, u43.t1397, u43.t1398, u43.t1399, u43.t1400, u43.t1401, u43.t1402, u43.t1403, u43.t1404, u43.t1405, u43.t1406, u43.t1407, u43.t1408, u43.t1409, u43.t1410, u43.t1411, u43.t1412, u43.t1413, u43.t1414, u43.t1415, u43.t1416, u43.t1417, u43.t1418, u43.t1419, u43.t1420, u43.t1421, u43.t1422, u43.t1423, u43.t1424, u43.t1425, u43.t1426, u43.t1427, u43.t1428, u43.t1429, u43.t1430, u43.t1431, u43.t1432, u43.t1433, u43.t1434, u43.t1435, u43.t1436, u43.t1437, u43.t1438, u43.t1439, u43.t1440, u43.t1441, u43.t1442, u43.t1443, u43.t1444, u43.t1445, u43.t1446, u43.t1447, u43.t1448, u43.t1449, u43.t1450, u43.t1451, u43.t1452, u43.t1453, u43.t1454, u43.t1455, u43.t1456, u43.t1457, u43.t1458, u43.t1459, u43.t1460, u43.t1461, u43.t1462, u43.t1463, u43.t1464, u43.t1465, u43.t1466, u43.t1467, u43.t1468, u43.t1469, u43.t1470, u43.t1471, u43.t1472, u43.t1473, u43.t1474, u43.t1475, u43.t1476, u43.t1477, u43.t1478, u43.t1479, u43.t1480, u43.t1481, u43.t1482, u43.t1483, u43.t1484, u43.t1485, u43.t1486, u43.t1487, u43.t1488, u43.t1489, u43.t1490, u43.t1491, u43.t1492, u43.t1493, u43.t1494, u43.t1495, u43.t1496, u43.t1497, u43.t1498, u43.t1499, u43.t1500, u43.t1501, u43.t1502, u43.t1503, u43.t1504, u43.t1505, u43.t1506, u43.t1507, u43.t1508, u43.t1509, u43.t1510, u43.t1511, u43.t1512, u43.t1513, u43.t1514, u43.t1515, u43.t1516, u43.t1517, u43.t1518, u43.t1519, u43.t1520, u43.t1521, u43.t1522, u43.t1523, u43.t1524, u43.t1525, u43.t1526, u43.t1527, u44.t1228, u44.t1229, u44.t1230, u44.t1231, u44.t1232, u44.t1233, u44.t1234, u44.t1235, u44.t1236, u44.t1237, u44.t1238, u44.t1239, u44.t1240, u44.t1241, u44.t1242, u44.t1243, u44.t1244, u44.t1245, u44.t1246, u44.t1247, u44.t1248, u44.t1249, u44.t1250, u44.t1251, u44.t1252, u44.t1253, u44.t1254, u44.t1255, u44.t1256, u44.t1257, u44.t1258, u44.t1259, u44.t1260, u44.t1261, u44.t1262, u44.t1263, u44.t1264, u44.t1265, u44.t1266, u44.t1267, u44.t1268, u44.t1269, u44.t1270, u44.t1271, u44.t1272, u44.t1273, u44.t1274, u44.t1275, u44.t1276, u44.t1277, u44.t1278, u44.t1279, u44.t1280, u44.t1281, u44.t1282, u44.t1283, u44.t1284, u44.t1285, u44.t1286, u44.t1287, u44.t1288, u44.t1289, u44.t1290, u44.t1291, u44.t1292, u44.t1293, u44.t1294, u44.t1295, u44.t1296, u44.t1297, u44.t1298, u44.t1299, u44.t1300, u44.t1301, u44.t1302, u44.t1303, u44.t1304, u44.t1305, u44.t1306, u44.t1307, u44.t1308, u44.t1309, u44.t1310, u44.t1311, u44.t1312, u44.t1313, u44.t1314, u44.t1315, u44.t1316, u44.t1317, u44.t1318, u44.t1319, u44.t1320, u44.t1321, u44.t1322, u44.t1323, u44.t1324, u44.t1325, u44.t1326, u44.t1327, u44.t1328, u44.t1329, u44.t1330, u44.t1331, u44.t1332, u44.t1333, u44.t1334, u44.t1335, u44.t1336, u44.t1337, u44.t1338, u44.t1339, u44.t1340, u44.t1341, u44.t1342, u44.t1343, u44.t1344, u44.t1345, u44.t1346, u44.t1347, u44.t1348, u44.t1349, u44.t1350, u44.t1351, u44.t1352, u44.t1353, u44.t1354, u44.t1355, u44.t1356, u44.t1357, u44.t1358, u44.t1359, u44.t1360, u44.t1361, u44.t1362, u44.t1363, u44.t1364, u44.t1365, u44.t1366, u44.t1367, u44.t1368, u44.t1369, u44.t1370, u44.t1371, u44.t1372, u44.t1373, u44.t1374, u44.t1375, u44.t1376, u45.t1077, u45.t1078, u45.t1079, u45.t1080, u45.t1081, u45.t1082, u45.t1083, u45.t1084, u45.t1085, u45.t1086, u45.t1087, u45.t1088, u45.t1089, u45.t1090, u45.t1091, u45.t1092, u45.t1093, u45.t1094, u45.t1095, u45.t1096, u45.t1097, u45.t1098, u45.t1099, u45.t1100, u45.t1101, u45.t1102, u45.t1103, u45.t1104, u45.t1105, u45.t1106, u45.t1107, u45.t1108, u45.t1109, u45.t1110, u45.t1111, u45.t1112, u45.t1113, u45.t1114, u45.t1115, u45.t1116, u45.t1117, u45.t1118, u45.t1119, u45.t1120, u45.t1121, u45.t1122, u45.t1123, u45.t1124, u45.t1125, u45.t1126, u45.t1127, u45.t1128, u45.t1129, u45.t1130, u45.t1131, u45.t1132, u45.t1133, u45.t1134, u45.t1135, u45.t1136, u45.t1137, u45.t1138, u45.t1139, u45.t1140, u45.t1141, u45.t1142, u45.t1143, u45.t1144, u45.t1145, u45.t1146, u45.t1147, u45.t1148, u45.t1149, u45.t1150, u45.t1151, u45.t1152, u45.t1153, u45.t1154, u45.t1155, u45.t1156, u45.t1157, u45.t1158, u45.t1159, u45.t1160, u45.t1161, u45.t1162, u45.t1163, u45.t1164, u45.t1165, u45.t1166, u45.t1167, u45.t1168, u45.t1169, u45.t1170, u45.t1171, u45.t1172, u45.t1173, u45.t1174, u45.t1175, u45.t1176, u45.t1177, u45.t1178, u45.t1179, u45.t1180, u45.t1181, u45.t1182, u45.t1183, u45.t1184, u45.t1185, u45.t1186, u45.t1187, u45.t1188, u45.t1189, u45.t1190, u45.t1191, u45.t1192, u45.t1193, u45.t1194, u45.t1195, u45.t1196, u45.t1197, u45.t1198, u45.t1199, u45.t1200, u45.t1201, u45.t1202, u45.t1203, u45.t1204, u45.t1205, u45.t1206, u45.t1207, u45.t1208, u45.t1209, u45.t1210, u45.t1211, u45.t1212, u45.t1213, u45.t1214, u45.t1215, u45.t1216, u45.t1217, u45.t1218, u45.t1219, u45.t1220, u45.t1221, u45.t1222, u45.t1223, u45.t1224, u45.t1225, u50.t920, u50.t921, u50.t922, u50.t923, u50.t924, u50.t925, u50.t926, u50.t927, u50.t928, u50.t929, u50.t930, u50.t931, u50.t932, u50.t933, u50.t934, u50.t935, u50.t936, u50.t937, u50.t938, u50.t939, u50.t940, u50.t941, u50.t942, u50.t943, u50.t944, u50.t945, u50.t946, u50.t947, u50.t948, u50.t949, u50.t950, u50.t951, u50.t952, u50.t953, u50.t954, u50.t955, u50.t956, u50.t957, u50.t958, u50.t959, u50.t960, u50.t961, u50.t962, u50.t963, u50.t964, u50.t965, u50.t966, u50.t967, u50.t968, u50.t969, u50.t970, u50.t971, u50.t972, u50.t973, u50.t974, u50.t975, u50.t976, u50.t977, u50.t978, u50.t979, u50.t980, u50.t981, u50.t982, u50.t983, u50.t984, u50.t985, u50.t986, u50.t987, u50.t988, u50.t989, u50.t990, u50.t991, u50.t992, u50.t993, u50.t994, u50.t995, u50.t996, u50.t997, u50.t998, u50.t999, u50.t1000, u50.t1001, u50.t1002, u50.t1003, u50.t1004, u50.t1005, u50.t1006, u50.t1007, u50.t1008, u50.t1009, u50.t1010, u50.t1011, u50.t1012, u50.t1013, u50.t1014, u50.t1015, u50.t1016, u50.t1017, u50.t1018, u50.t1019, u50.t1020, u50.t1021, u50.t1022, u50.t1023, u50.t1024, u50.t1025, u50.t1026, u50.t1027, u50.t1028, u50.t1029, u50.t1030, u50.t1031, u50.t1032, u50.t1033, u50.t1034, u50.t1035, u50.t1036, u50.t1037, u50.t1038, u50.t1039, u50.t1040, u50.t1041, u50.t1042, u50.t1043, u50.t1044, u50.t1045, u50.t1046, u50.t1047, u50.t1048, u50.t1049, u50.t1050, u50.t1051, u50.t1052, u50.t1053, u50.t1054, u50.t1055, u50.t1056, u50.t1057, u50.t1058, u50.t1059, u50.t1060, u50.t1061, u50.t1062, u50.t1063, u50.t1064, u50.t1065, u50.t1066, u50.t1067, u50.t1068, u51.t769, u51.t770, u51.t771, u51.t772, u51.t773, u51.t774, u51.t775, u51.t776, u51.t777, u51.t778, u51.t779, u51.t780, u51.t781, u51.t782, u51.t783, u51.t784, u51.t785, u51.t786, u51.t787, u51.t788, u51.t789, u51.t790, u51.t791, u51.t792, u51.t793, u51.t794, u51.t795, u51.t796, u51.t797, u51.t798, u51.t799, u51.t800, u51.t801, u51.t802, u51.t803, u51.t804, u51.t805, u51.t806, u51.t807, u51.t808, u51.t809, u51.t810, u51.t811, u51.t812, u51.t813, u51.t814, u51.t815, u51.t816, u51.t817, u51.t818, u51.t819, u51.t820, u51.t821, u51.t822, u51.t823, u51.t824, u51.t825, u51.t826, u51.t827, u51.t828, u51.t829, u51.t830, u51.t831, u51.t832, u51.t833, u51.t834, u51.t835, u51.t836, u51.t837, u51.t838, u51.t839, u51.t840, u51.t841, u51.t842, u51.t843, u51.t844, u51.t845, u51.t846, u51.t847, u51.t848, u51.t849, u51.t850, u51.t851, u51.t852, u51.t853, u51.t854, u51.t855, u51.t856, u51.t857, u51.t858, u51.t859, u51.t860, u51.t861, u51.t862, u51.t863, u51.t864, u51.t865, u51.t866, u51.t867, u51.t868, u51.t869, u51.t870, u51.t871, u51.t872, u51.t873, u51.t874, u51.t875, u51.t876, u51.t877, u51.t878, u51.t879, u51.t880, u51.t881, u51.t882, u51.t883, u51.t884, u51.t885, u51.t886, u51.t887, u51.t888, u51.t889, u51.t890, u51.t891, u51.t892, u51.t893, u51.t894, u51.t895, u51.t896, u51.t897, u51.t898, u51.t899, u51.t900, u51.t901, u51.t902, u51.t903, u51.t904, u51.t905, u51.t906, u51.t907, u51.t908, u51.t909, u51.t910, u51.t911, u51.t912, u51.t913, u51.t914, u51.t915, u51.t916, u51.t917, u57.t614, u57.t615, u57.t616, u57.t617, u57.t618, u57.t619, u57.t620, u57.t621, u57.t622, u57.t623, u57.t624, u57.t625, u57.t626, u57.t627, u57.t628, u57.t629, u57.t630, u57.t631, u57.t632, u57.t633, u57.t634, u57.t635, u57.t636, u57.t637, u57.t638, u57.t639, u57.t640, u57.t641, u57.t642, u57.t643, u57.t644, u57.t645, u57.t646, u57.t647, u57.t648, u57.t649, u57.t650, u57.t651, u57.t652, u57.t653, u57.t654, u57.t655, u57.t656, u57.t657, u57.t658, u57.t659, u57.t660, u57.t661, u57.t662, u57.t663, u57.t664, u57.t665, u57.t666, u57.t667, u57.t668, u57.t669, u57.t670, u57.t671, u57.t672, u57.t673, u57.t674, u57.t675, u57.t676, u57.t677, u57.t678, u57.t679, u57.t680, u57.t681, u57.t682, u57.t683, u57.t684, u57.t685, u57.t686, u57.t687, u57.t688, u57.t689, u57.t690, u57.t691, u57.t692, u57.t693, u57.t694, u57.t695, u57.t696, u57.t697, u57.t698, u57.t699, u57.t700, u57.t701, u57.t702, u57.t703, u57.t704, u57.t705, u57.t706, u57.t707, u57.t708, u57.t709, u57.t710, u57.t711, u57.t712, u57.t713, u57.t714, u57.t715, u57.t716, u57.t717, u57.t718, u57.t719, u57.t720, u57.t721, u57.t722, u57.t723, u57.t724, u57.t725, u57.t726, u57.t727, u57.t728, u57.t729, u57.t730, u57.t731, u57.t732, u57.t733, u57.t734, u57.t735, u57.t736, u57.t737, u57.t738, u57.t739, u57.t740, u57.t741, u57.t742, u57.t743, u57.t744, u57.t745, u57.t746, u57.t747, u57.t748, u57.t749, u57.t750, u57.t751, u57.t752, u57.t753, u57.t754, u57.t755, u57.t756, u57.t757, u57.t758, u57.t759, u57.t760, u57.t761, u57.t762, u58.t463, u58.t464, u58.t465, u58.t466, u58.t467, u58.t468, u58.t469, u58.t470, u58.t471, u58.t472, u58.t473, u58.t474, u58.t475, u58.t476, u58.t477, u58.t478, u58.t479, u58.t480, u58.t481, u58.t482, u58.t483, u58.t484, u58.t485, u58.t486, u58.t487, u58.t488, u58.t489, u58.t490, u58.t491, u58.t492, u58.t493, u58.t494, u58.t495, u58.t496, u58.t497, u58.t498, u58.t499, u58.t500, u58.t501, u58.t502, u58.t503, u58.t504, u58.t505, u58.t506, u58.t507, u58.t508, u58.t509, u58.t510, u58.t511, u58.t512, u58.t513, u58.t514, u58.t515, u58.t516, u58.t517, u58.t518, u58.t519, u58.t520, u58.t521, u58.t522, u58.t523, u58.t524, u58.t525, u58.t526, u58.t527, u58.t528, u58.t529, u58.t530, u58.t531, u58.t532, u58.t533, u58.t534, u58.t535, u58.t536, u58.t537, u58.t538, u58.t539, u58.t540, u58.t541, u58.t542, u58.t543, u58.t544, u58.t545, u58.t546, u58.t547, u58.t548, u58.t549, u58.t550, u58.t551, u58.t552, u58.t553, u58.t554, u58.t555, u58.t556, u58.t557, u58.t558, u58.t559, u58.t560, u58.t561, u58.t562, u58.t563, u58.t564, u58.t565, u58.t566, u58.t567, u58.t568, u58.t569, u58.t570, u58.t571, u58.t572, u58.t573, u58.t574, u58.t575, u58.t576, u58.t577, u58.t578, u58.t579, u58.t580, u58.t581, u58.t582, u58.t583, u58.t584, u58.t585, u58.t586, u58.t587, u58.t588, u58.t589, u58.t590, u58.t591, u58.t592, u58.t593, u58.t594, u58.t595, u58.t596, u58.t597, u58.t598, u58.t599, u58.t600, u58.t601, u58.t602, u58.t603, u58.t604, u58.t605, u58.t606, u58.t607, u58.t608, u58.t609, u58.t610, u58.t611, u59.t312, u59.t313, u59.t314, u59.t315, u59.t316, u59.t317, u59.t318, u59.t319, u59.t320, u59.t321, u59.t322, u59.t323, u59.t324, u59.t325, u59.t326, u59.t327, u59.t328, u59.t329, u59.t330, u59.t331, u59.t332, u59.t333, u59.t334, u59.t335, u59.t336, u59.t337, u59.t338, u59.t339, u59.t340, u59.t341, u59.t342, u59.t343, u59.t344, u59.t345, u59.t346, u59.t347, u59.t348, u59.t349, u59.t350, u59.t351, u59.t352, u59.t353, u59.t354, u59.t355, u59.t356, u59.t357, u59.t358, u59.t359, u59.t360, u59.t361, u59.t362, u59.t363, u59.t364, u59.t365, u59.t366, u59.t367, u59.t368, u59.t369, u59.t370, u59.t371, u59.t372, u59.t373, u59.t374, u59.t375, u59.t376, u59.t377, u59.t378, u59.t379, u59.t380, u59.t381, u59.t382, u59.t383, u59.t384, u59.t385, u59.t386, u59.t387, u59.t388, u59.t389, u59.t390, u59.t391, u59.t392, u59.t393, u59.t394, u59.t395, u59.t396, u59.t397, u59.t398, u59.t399, u59.t400, u59.t401, u59.t402, u59.t403, u59.t404, u59.t405, u59.t406, u59.t407, u59.t408, u59.t409, u59.t410, u59.t411, u59.t412, u59.t413, u59.t414, u59.t415, u59.t416, u59.t417, u59.t418, u59.t419, u59.t420, u59.t421, u59.t422, u59.t423, u59.t424, u59.t425, u59.t426, u59.t427, u59.t428, u59.t429, u59.t430, u59.t431, u59.t432, u59.t433, u59.t434, u59.t435, u59.t436, u59.t437, u59.t438, u59.t439, u59.t440, u59.t441, u59.t442, u59.t443, u59.t444, u59.t445, u59.t446, u59.t447, u59.t448, u59.t449, u59.t450, u59.t451, u59.t452, u59.t453, u59.t454, u59.t455, u59.t456, u59.t457, u59.t458, u59.t459, u59.t460, u64.t156, u64.t157, u64.t158, u64.t159, u64.t160, u64.t161, u64.t162, u64.t163, u64.t164, u64.t165, u64.t166, u64.t167, u64.t168, u64.t169, u64.t170, u64.t171, u64.t172, u64.t173, u64.t174, u64.t175, u64.t176, u64.t177, u64.t178, u64.t179, u64.t180, u64.t181, u64.t182, u64.t183, u64.t184, u64.t185, u64.t186, u64.t187, u64.t188, u64.t189, u64.t190, u64.t191, u64.t192, u64.t193, u64.t194, u64.t195, u64.t196, u64.t197, u64.t198, u64.t199, u64.t200, u64.t201, u64.t202, u64.t203, u64.t204, u64.t205, u64.t206, u64.t207, u64.t208, u64.t209, u64.t210, u64.t211, u64.t212, u64.t213, u64.t214, u64.t215, u64.t216, u64.t217, u64.t218, u64.t219, u64.t220, u64.t221, u64.t222, u64.t223, u64.t224, u64.t225, u64.t226, u64.t227, u64.t228, u64.t229, u64.t230, u64.t231, u64.t232, u64.t233, u64.t234, u64.t235, u64.t236, u64.t237, u64.t238, u64.t239, u64.t240, u64.t241, u64.t242, u64.t243, u64.t244, u64.t245, u64.t246, u64.t247, u64.t248, u64.t249, u64.t250, u64.t251, u64.t252, u64.t253, u64.t254, u64.t255, u64.t256, u64.t257, u64.t258, u64.t259, u64.t260, u64.t261, u64.t262, u64.t263, u64.t264, u64.t265, u64.t266, u64.t267, u64.t268, u64.t269, u64.t270, u64.t271, u64.t272, u64.t273, u64.t274, u64.t275, u64.t276, u64.t277, u64.t278, u64.t279, u64.t280, u64.t281, u64.t282, u64.t283, u64.t284, u64.t285, u64.t286, u64.t287, u64.t288, u64.t289, u64.t290, u64.t291, u64.t292, u64.t293, u64.t294, u64.t295, u64.t296, u64.t297, u64.t298, u64.t299, u64.t300, u64.t301, u64.t302, u64.t303, u64.t304, u65.t5, u65.t6, u65.t7, u65.t8, u65.t9, u65.t10, u65.t11, u65.t12, u65.t13, u65.t14, u65.t15, u65.t16, u65.t17, u65.t18, u65.t19, u65.t20, u65.t21, u65.t22, u65.t23, u65.t24, u65.t25, u65.t26, u65.t27, u65.t28, u65.t29, u65.t30, u65.t31, u65.t32, u65.t33, u65.t34, u65.t35, u65.t36, u65.t37, u65.t38, u65.t39, u65.t40, u65.t41, u65.t42, u65.t43, u65.t44, u65.t45, u65.t46, u65.t47, u65.t48, u65.t49, u65.t50, u65.t51, u65.t52, u65.t53, u65.t54, u65.t55, u65.t56, u65.t57, u65.t58, u65.t59, u65.t60, u65.t61, u65.t62, u65.t63, u65.t64, u65.t65, u65.t66, u65.t67, u65.t68, u65.t69, u65.t70, u65.t71, u65.t72, u65.t73, u65.t74, u65.t75, u65.t76, u65.t77, u65.t78, u65.t79, u65.t80, u65.t81, u65.t82, u65.t83, u65.t84, u65.t85, u65.t86, u65.t87, u65.t88, u65.t89, u65.t90, u65.t91, u65.t92, u65.t93, u65.t94, u65.t95, u65.t96, u65.t97, u65.t98, u65.t99, u65.t100, u65.t101, u65.t102, u65.t103, u65.t104, u65.t105, u65.t106, u65.t107, u65.t108, u65.t109, u65.t110, u65.t111, u65.t112, u65.t113, u65.t114, u65.t115, u65.t116, u65.t117, u65.t118, u65.t119, u65.t120, u65.t121, u65.t122, u65.t123, u65.t124, u65.t125, u65.t126, u65.t127, u65.t128, u65.t129, u65.t130, u65.t131, u65.t132, u65.t133, u65.t134, u65.t135, u65.t136, u65.t137, u65.t138, u65.t139, u65.t140, u65.t141, u65.t142, u65.t143, u65.t144, u65.t145, u65.t146, u65.t147, u65.t148, u65.t149, u65.t150, u65.t151, u65.t152, u65.t153, Intersection with reachable at each step enabled. (destroyed/reverse/intersect/total) :3607/662/24/4293
LTSmin run took 12462 ms.
FORMULA NoC3x3-PT-8A-LTLFireability-11 FALSE TECHNIQUES PARTIAL_ORDER EXPLICIT LTSMIN SAT_SMT
Running LTSmin : CommandLine [args=[/home/mcc/BenchKit//lts_install_dir//bin/pins2lts-mc, ./gal.so, --threads=8, -p, --pins-guards, --when, --ltl, <>(<>([]((LTLAP15==true)))), --buchi-type=spotba], workingDir=/home/mcc/execution]
LTSmin run took 11247 ms.
FORMULA NoC3x3-PT-8A-LTLFireability-12 FALSE TECHNIQUES PARTIAL_ORDER EXPLICIT LTSMIN SAT_SMT
Running LTSmin : CommandLine [args=[/home/mcc/BenchKit//lts_install_dir//bin/pins2lts-mc, ./gal.so, --threads=8, --when, --ltl, <>(X(((LTLAP16==true))U(X((LTLAP8==true))))), --buchi-type=spotba], workingDir=/home/mcc/execution]
LTSmin run took 6786 ms.
FORMULA NoC3x3-PT-8A-LTLFireability-13 FALSE TECHNIQUES PARTIAL_ORDER EXPLICIT LTSMIN SAT_SMT
Running LTSmin : CommandLine [args=[/home/mcc/BenchKit//lts_install_dir//bin/pins2lts-mc, ./gal.so, --threads=8, --when, --ltl, []([](X(<>(<>((LTLAP13==true)))))), --buchi-type=spotba], workingDir=/home/mcc/execution]
LTSmin run took 3293 ms.
FORMULA NoC3x3-PT-8A-LTLFireability-14 FALSE TECHNIQUES PARTIAL_ORDER EXPLICIT LTSMIN SAT_SMT
Running LTSmin : CommandLine [args=[/home/mcc/BenchKit//lts_install_dir//bin/pins2lts-mc, ./gal.so, --threads=8, -p, --pins-guards, --when, --ltl, []((LTLAP17==true)), --buchi-type=spotba], workingDir=/home/mcc/execution]
LTSmin run took 12350 ms.
FORMULA NoC3x3-PT-8A-LTLFireability-15 FALSE TECHNIQUES PARTIAL_ORDER EXPLICIT LTSMIN SAT_SMT
ITS tools runner thread asked to quit. Dying gracefully.

BK_STOP 1553571428272

--------------------
content from stderr:

+ export BINDIR=/home/mcc/BenchKit/
+ BINDIR=/home/mcc/BenchKit/
++ pwd
+ export MODEL=/home/mcc/execution
+ MODEL=/home/mcc/execution
+ [[ LTLFireability = StateSpace ]]
+ /home/mcc/BenchKit//runeclipse.sh /home/mcc/execution LTLFireability -its -ltsminpath /home/mcc/BenchKit//lts_install_dir/ -smt
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ /home/mcc/BenchKit//itstools/its-tools -data /home/mcc/execution/workspace -pnfolder /home/mcc/execution -examination LTLFireability -z3path /home/mcc/BenchKit//z3/bin/z3 -yices2path /home/mcc/BenchKit//yices/bin/yices -its -ltsminpath /home/mcc/BenchKit//lts_install_dir/ -smt -vmargs -Dosgi.locking=none -Declipse.stateSaveDelayInterval=-1 -Dosgi.configuration.area=/tmp/.eclipse -Xss8m -Xms40m -Xmx8192m -Dfile.encoding=UTF-8 -Dosgi.requiredJavaVersion=1.6
Mar 26, 2019 3:31:15 AM fr.lip6.move.gal.application.Application start
INFO: Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, LTLFireability, -z3path, /home/mcc/BenchKit//z3/bin/z3, -yices2path, /home/mcc/BenchKit//yices/bin/yices, -its, -ltsminpath, /home/mcc/BenchKit//lts_install_dir/, -smt]
Mar 26, 2019 3:31:15 AM fr.lip6.move.gal.application.MccTranslator transformPNML
INFO: Parsing pnml file : /home/mcc/execution/model.pnml
Mar 26, 2019 3:31:16 AM fr.lip6.move.gal.nupn.PTNetReader loadFromXML
INFO: Load time of PNML (sax parser for PT used): 169 ms
Mar 26, 2019 3:31:16 AM fr.lip6.move.gal.pnml.togal.PTGALTransformer handlePage
INFO: Transformed 317 places.
Mar 26, 2019 3:31:16 AM fr.lip6.move.gal.pnml.togal.PTGALTransformer handlePage
INFO: Transformed 4293 transitions.
Mar 26, 2019 3:31:16 AM fr.lip6.move.gal.pnml.togal.PnmlToGalTransformer transform
INFO: Found NUPN structural information;
Mar 26, 2019 3:31:16 AM fr.lip6.move.serialization.SerializationUtil systemToFile
INFO: Time to serialize gal into /home/mcc/execution/model.pnml.img.gal : 53 ms
Mar 26, 2019 3:31:16 AM fr.lip6.move.gal.application.MccTranslator applyOrder
INFO: Applying decomposition
Mar 26, 2019 3:31:16 AM fr.lip6.move.gal.instantiate.GALRewriter flatten
INFO: Flatten gal took : 542 ms
Mar 26, 2019 3:31:17 AM fr.lip6.move.gal.instantiate.GALRewriter flatten
INFO: Flatten gal took : 313 ms
Mar 26, 2019 3:31:17 AM fr.lip6.move.gal.instantiate.CompositeBuilder decomposeWithOrder
INFO: Decomposing Gal with order
Mar 26, 2019 3:31:17 AM fr.lip6.move.gal.instantiate.CompositeBuilder rewriteArraysToAllowPartition
INFO: Rewriting arrays to variables to allow decomposition.
Mar 26, 2019 3:31:17 AM fr.lip6.move.gal.instantiate.Instantiator dropEvents
INFO: Dropping 6 events :t4192,t4191,t3788,t3787,t3768,t3767,
Mar 26, 2019 3:31:17 AM fr.lip6.move.gal.instantiate.Instantiator dropEvents
INFO: Dropping 22 events :t4142,t4142,t4142,t4142,t4142,t4142,t4142,t4142,t4142,t4142,t4132,t4132,t4132,t4132,t4132,t4132,t4132,t4132,t4132,t3798,t3798,t3798,
Mar 26, 2019 3:31:17 AM fr.lip6.move.gal.instantiate.Instantiator dropEvents
INFO: Dropping 14 events :t3832,t3832,t3832,t3832,t3832,t3825,t3825,t3825,t3825,t3825,t3825,t3821,t3821,t3821,
Mar 26, 2019 3:31:17 AM fr.lip6.move.gal.instantiate.Instantiator dropEvents
INFO: Dropping 6 events :t3979,t3979,t3979,t3975,t3975,t3975,
Mar 26, 2019 3:31:17 AM fr.lip6.move.gal.instantiate.Instantiator dropEvents
INFO: Dropping 9 events :t3724,t3724,t3724,t3719,t3719,t3719,t3719,t3716,t3716,
Mar 26, 2019 3:31:17 AM fr.lip6.move.gal.instantiate.Instantiator dropEvents
INFO: Dropping 14 events :t4169,t4169,t4169,t4162,t4162,t4162,t4162,t4162,t4162,t4156,t4156,t4156,t4156,t4156,
Mar 26, 2019 3:31:17 AM fr.lip6.move.gal.instantiate.Instantiator dropEvents
INFO: Dropping 6 events :t3915,t3915,t3915,t3911,t3911,t3911,
Mar 26, 2019 3:31:17 AM fr.lip6.move.gal.instantiate.Instantiator dropEvents
INFO: Dropping 9 events :t4183,t4183,t4183,t4183,t4179,t4179,t4179,t3698,t3698,
Mar 26, 2019 3:31:17 AM fr.lip6.move.gal.instantiate.Instantiator dropEvents
INFO: Dropping 8 events :t4194,t4193,t4180,t4179,t3786,t3785,t3766,t3765,
Mar 26, 2019 3:31:17 AM fr.lip6.move.gal.instantiate.Instantiator dropEvents
INFO: Dropping 8 events :t4161,t4160,t4139,t4138,t3845,t3844,t3805,t3804,
Mar 26, 2019 3:31:17 AM fr.lip6.move.gal.instantiate.Instantiator dropEvents
INFO: Dropping 9 events :t4082,t4082,t4077,t4077,t4077,t4077,t4073,t4073,t4073,
Mar 26, 2019 3:31:17 AM fr.lip6.move.gal.instantiate.Instantiator dropEvents
INFO: Dropping 14 events :t3789,t3789,t3789,t3789,t3789,t3782,t3782,t3782,t3782,t3782,t3782,t3778,t3778,t3778,
Mar 26, 2019 3:31:17 AM fr.lip6.move.gal.instantiate.Instantiator dropEvents
INFO: Dropping 6 events :t3678,t3678,t3678,t3674,t3674,t3674,
Mar 26, 2019 3:31:17 AM fr.lip6.move.gal.instantiate.Instantiator dropEvents
INFO: Dropping 12 events :t4159,t4158,t3851,t3850,t3849,t3848,t3847,t3846,t3829,t3828,t3807,t3806,
Mar 26, 2019 3:31:17 AM fr.lip6.move.gal.instantiate.Instantiator dropEvents
INFO: Dropping 20 events :t4114,t4113,t3889,t3888,t3885,t4093,t4092,t3884,t3889,t3888,t3885,t3884,t3889,t3888,t3887,t3886,t3885,t3884,t3869,t3868,
Mar 26, 2019 3:31:17 AM fr.lip6.move.gal.instantiate.Instantiator dropEvents
INFO: Dropping 1 events :t3745,
Mar 26, 2019 3:31:17 AM fr.lip6.move.gal.instantiate.Instantiator dropEvents
INFO: Dropping 6 events :t4212,t4211,t3747,t3746,t3735,t3734,
Mar 26, 2019 3:31:17 AM fr.lip6.move.gal.instantiate.Instantiator dropEvents
INFO: Dropping 10 events :t3872,t3872,t3872,t3872,t3872,t3866,t3866,t3866,t3866,t3866,
Mar 26, 2019 3:31:17 AM fr.lip6.move.gal.instantiate.Instantiator dropEvents
INFO: Dropping 9 events :t4074,t4073,t3929,t3928,t3927,t3926,t3925,t3914,t3913,
Mar 26, 2019 3:31:17 AM fr.lip6.move.gal.instantiate.Instantiator dropEvents
INFO: Dropping 9 events :t4112,t4111,t3894,t3893,t3892,t3891,t3890,t3871,t3870,
Mar 26, 2019 3:31:17 AM fr.lip6.move.gal.instantiate.Instantiator dropEvents
INFO: Dropping 9 events :t4064,t4064,t4059,t4059,t4059,t4059,t4055,t4055,t4055,
Mar 26, 2019 3:31:17 AM fr.lip6.move.gal.instantiate.Instantiator dropEvents
INFO: Dropping 2 events :t3881,t3881,
Mar 26, 2019 3:31:17 AM fr.lip6.move.gal.instantiate.Instantiator dropEvents
INFO: Dropping 10 events :t3707,t3707,t3707,t3707,t3707,t3701,t3701,t3701,t3701,t3701,
Mar 26, 2019 3:31:17 AM fr.lip6.move.gal.instantiate.Instantiator dropEvents
INFO: Dropping 2 events :t3719,t3719,
Mar 26, 2019 3:31:17 AM fr.lip6.move.gal.instantiate.Instantiator dropEvents
INFO: Dropping 28 events :t4125,t4125,t4125,t3895,t3895,t3895,t3895,t3895,t3895,t3895,t3895,t3895,t3895,t3895,t3895,t3881,t3881,t3881,t3881,t3881,t3881,t3881,t3881,t3881,t3881,t3881,t3881,t3881,
Mar 26, 2019 3:31:17 AM fr.lip6.move.gal.instantiate.Instantiator dropEvents
INFO: Dropping 9 events :t4287,t4287,t4282,t4282,t4282,t4282,t4278,t4278,t4278,
Mar 26, 2019 3:31:17 AM fr.lip6.move.gal.instantiate.Instantiator dropEvents
INFO: Dropping 9 events :t4210,t4209,t3752,t3751,t3750,t3749,t3748,t3737,t3736,
Mar 26, 2019 3:31:17 AM fr.lip6.move.gal.instantiate.Instantiator dropEvents
INFO: Dropping 9 events :t4200,t4200,t4195,t4195,t4195,t4195,t4191,t4191,t4191,
Mar 26, 2019 3:31:17 AM fr.lip6.move.gal.instantiate.Instantiator dropEvents
INFO: Dropping 8 events :t4120,t4115,t4115,t4115,t4115,t4111,t4111,t4111,
Mar 26, 2019 3:31:17 AM fr.lip6.move.gal.instantiate.Instantiator dropEvents
INFO: Dropping 3 events :t3825,t3825,t3825,
Mar 26, 2019 3:31:17 AM fr.lip6.move.gal.instantiate.Instantiator dropEvents
INFO: Dropping 15 events :t3991,t3988,t4006,t4005,t3987,t3991,t3988,t3987,t3991,t3990,t3989,t3988,t3987,t3976,t3975,
Mar 26, 2019 3:31:17 AM fr.lip6.move.gal.instantiate.Instantiator dropEvents
INFO: Dropping 6 events :t4037,t4036,t3957,t3956,t3941,t3940,
Mar 26, 2019 3:31:17 AM fr.lip6.move.gal.instantiate.Instantiator dropEvents
INFO: Dropping 6 events :t3738,t3738,t3738,t3734,t3734,t3734,
Mar 26, 2019 3:31:17 AM fr.lip6.move.gal.instantiate.Instantiator dropEvents
INFO: Dropping 22 events :t4224,t4224,t4224,t3852,t3852,t3852,t3852,t3852,t3852,t3852,t3852,t3852,t3841,t3841,t3841,t3841,t3841,t3841,t3841,t3841,t3841,t3841,
Mar 26, 2019 3:31:17 AM fr.lip6.move.gal.instantiate.Instantiator dropEvents
INFO: Dropping 8 events :t4141,t4140,t3843,t3842,t3827,t3826,t3803,t3802,
Mar 26, 2019 3:31:17 AM fr.lip6.move.gal.instantiate.Instantiator dropEvents
INFO: Dropping 21 events :t4272,t4272,t4238,t4238,t4238,t4238,t4238,t4238,t4238,t4238,t4238,t4238,t4228,t4228,t4228,t4228,t4228,t4228,t4228,t4228,t4228,
Mar 26, 2019 3:31:17 AM fr.lip6.move.gal.instantiate.Instantiator dropEvents
INFO: Dropping 6 events :t4182,t4181,t3784,t3783,t3764,t3763,
Mar 26, 2019 3:31:17 AM fr.lip6.move.gal.instantiate.Instantiator dropEvents
INFO: Dropping 20 events :t4056,t4055,t3963,t4029,t4028,t3962,t3959,t3958,t3963,t3962,t3959,t3958,t3963,t3962,t3961,t3960,t3959,t3958,t3945,t3944,
Mar 26, 2019 3:31:17 AM fr.lip6.move.gal.instantiate.Instantiator dropEvents
INFO: Dropping 9 events :t4218,t4218,t4213,t4213,t4213,t4213,t4209,t4209,t4209,
Mar 26, 2019 3:31:17 AM fr.lip6.move.gal.instantiate.Instantiator dropEvents
INFO: Dropping 15 events :t4176,t4176,t3930,t3930,t3930,t3930,t3930,t3930,t3922,t3922,t3922,t3922,t3922,t3922,t3922,
Mar 26, 2019 3:31:17 AM fr.lip6.move.gal.instantiate.Instantiator dropEvents
INFO: Dropping 1 events :t3986,
Mar 26, 2019 3:31:17 AM fr.lip6.move.gal.instantiate.Instantiator dropEvents
INFO: Dropping 6 events :t4003,t4002,t4001,t4000,t3978,t3977,
Mar 26, 2019 3:31:17 AM fr.lip6.move.gal.instantiate.Instantiator dropEvents
INFO: Dropping 10 events :t3769,t3769,t3769,t3769,t3769,t3763,t3763,t3763,t3763,t3763,
Mar 26, 2019 3:31:17 AM fr.lip6.move.gal.instantiate.Instantiator dropEvents
INFO: Dropping 14 events :t4265,t4265,t4265,t4258,t4258,t4258,t4258,t4258,t4258,t4252,t4252,t4252,t4252,t4252,
Mar 26, 2019 3:31:17 AM fr.lip6.move.gal.instantiate.Instantiator dropEvents
INFO: Dropping 6 events :t4098,t4097,t3883,t3882,t3867,t3866,
Mar 26, 2019 3:31:17 AM fr.lip6.move.gal.instantiate.Instantiator dropEvents
INFO: Dropping 1 events :t3689,
Mar 26, 2019 3:31:17 AM fr.lip6.move.gal.instantiate.Instantiator dropEvents
INFO: Dropping 8 events :t4257,t4256,t4237,t4236,t3721,t3720,t3702,t3701,
Mar 26, 2019 3:31:17 AM fr.lip6.move.gal.instantiate.Instantiator dropEvents
INFO: Dropping 12 events :t4157,t4156,t4137,t4136,t4135,t4134,t4133,t4132,t3831,t3830,t3809,t3808,
Mar 26, 2019 3:31:17 AM fr.lip6.move.gal.instantiate.Instantiator dropEvents
INFO: Dropping 6 events :t4255,t4254,t4235,t4234,t3704,t3703,
Mar 26, 2019 3:31:17 AM fr.lip6.move.gal.instantiate.Instantiator dropEvents
INFO: Dropping 9 events :t4058,t4057,t4035,t4034,t4033,t4032,t4031,t3943,t3942,
Mar 26, 2019 3:31:17 AM fr.lip6.move.gal.instantiate.Instantiator dropEvents
INFO: Dropping 19 events :t4022,t4022,t4009,t4009,t4009,t4009,t4009,t4009,t4009,t4009,t4009,t4000,t4000,t4000,t4000,t4000,t4000,t4000,t4000,
Mar 26, 2019 3:31:17 AM fr.lip6.move.gal.instantiate.Instantiator dropEvents
INFO: Dropping 1 events :t3922,
Mar 26, 2019 3:31:17 AM fr.lip6.move.gal.instantiate.Instantiator dropEvents
INFO: Dropping 28 events :t4038,t4038,t4038,t4038,t4038,t4038,t4038,t4038,t4038,t4038,t4038,t4038,t4038,t4025,t4025,t4025,t4025,t4025,t4025,t4025,t4025,t4025,t4025,t4025,t4025,t3862,t3862,t3862,
Mar 26, 2019 3:31:17 AM fr.lip6.move.gal.instantiate.Instantiator dropEvents
INFO: Dropping 2 events :t3782,t3782,
Mar 26, 2019 3:31:17 AM fr.lip6.move.gal.instantiate.Instantiator dropEvents
INFO: Dropping 11 events :t4088,t4088,t3992,t3992,t3992,t3992,t3986,t3986,t3986,t3986,t3986,
Mar 26, 2019 3:31:17 AM fr.lip6.move.gal.instantiate.Instantiator dropEvents
INFO: Dropping 10 events :t3946,t3946,t3946,t3946,t3946,t3940,t3940,t3940,t3940,t3940,
Mar 26, 2019 3:31:17 AM fr.lip6.move.gal.instantiate.Instantiator dropEvents
INFO: Dropping 12 events :t4253,t4252,t4233,t4232,t4231,t4230,t4229,t4228,t3723,t3722,t3706,t3705,
Mar 26, 2019 3:31:17 AM fr.lip6.move.gal.instantiate.Instantiator dropEvents
INFO: Dropping 17 events :t3964,t3964,t3964,t3964,t3964,t3964,t3964,t3955,t3955,t3955,t3955,t3955,t3955,t3955,t3955,t3937,t3937,
Mar 26, 2019 3:31:17 AM fr.lip6.move.gal.instantiate.Instantiator dropEvents
INFO: Dropping 10 events :t3694,t3694,t3694,t3689,t3689,t3689,t3689,t3685,t3685,t3685,
Mar 26, 2019 3:31:17 AM fr.lip6.move.gal.instantiate.Instantiator dropEvents
INFO: Dropping 15 events :t3753,t3753,t3753,t3753,t3753,t3753,t3745,t3745,t3745,t3745,t3745,t3745,t3745,t3731,t3731,
Mar 26, 2019 3:31:17 AM fr.lip6.move.gal.instantiate.Instantiator dropEvents
INFO: Dropping 6 events :t4076,t4075,t3924,t3923,t3912,t3911,
Mar 26, 2019 3:31:17 AM fr.lip6.move.gal.instantiate.Instantiator dropEvents
INFO: Dropping 2 events :t3955,t3955,
Mar 26, 2019 3:31:17 AM fr.lip6.move.gal.instantiate.Instantiator dropEvents
INFO: Dropping 6 events :t4281,t4280,t3691,t3690,t3675,t3674,
Mar 26, 2019 3:31:17 AM fr.lip6.move.gal.instantiate.Instantiator dropEvents
INFO: Dropping 14 events :t3810,t3810,t3810,t3810,t3810,t3810,t3810,t3802,t3802,t3802,t3802,t3802,t3802,t3802,
Mar 26, 2019 3:31:17 AM fr.lip6.move.gal.instantiate.Instantiator dropEvents
INFO: Dropping 6 events :t4279,t4278,t3693,t3692,t3677,t3676,
Mar 26, 2019 3:31:17 AM fr.lip6.move.gal.instantiate.Instantiator dropEvents
INFO: Dropping 17 events :t4099,t4099,t4099,t4099,t4099,t4099,t4099,t4099,t4091,t4091,t4091,t4091,t4091,t4091,t4091,t3760,t3760,
Mar 26, 2019 3:31:17 AM fr.lip6.move.gal.instantiate.Instantiator fuseIsomorphicEffects
INFO: Removed a total of 664 redundant transitions.
Mar 26, 2019 3:31:17 AM fr.lip6.move.gal.instantiate.GALRewriter flatten
INFO: Flatten gal took : 616 ms
Mar 26, 2019 3:31:18 AM fr.lip6.move.serialization.SerializationUtil systemToFile
INFO: Time to serialize gal into /home/mcc/execution/LTLFireability.pnml.gal : 22 ms
Mar 26, 2019 3:31:18 AM fr.lip6.move.serialization.SerializationUtil serializePropertiesForITSLTLTools
INFO: Time to serialize properties into /home/mcc/execution/LTLFireability.ltl : 11 ms
Mar 26, 2019 3:31:19 AM fr.lip6.move.gal.semantics.CompositeNextBuilder getNextForLabel
INFO: Semantic construction discarded 3607 identical transitions.
Mar 26, 2019 3:31:20 AM fr.lip6.move.gal.semantics.DeterministicNextBuilder getDeterministicNext
INFO: Input system was already deterministic with 686 transitions.
Mar 26, 2019 3:31:21 AM fr.lip6.move.gal.gal2smt.bmc.KInductionSolver computeAndDeclareInvariants
INFO: Computed 66 place invariants in 297 ms
Mar 26, 2019 3:31:29 AM fr.lip6.move.gal.gal2smt.bmc.KInductionSolver init
INFO: Proved 317 variables to be positive in 8522 ms
Mar 26, 2019 3:31:29 AM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver computeAblingMatrix
INFO: Computing symmetric may disable matrix : 686 transitions.
Mar 26, 2019 3:31:29 AM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver printStats
INFO: Computation of disable matrix completed :0/686 took 0 ms. Total solver calls (SAT/UNSAT): 0(0/0)
Mar 26, 2019 3:31:29 AM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver printStats
INFO: Computation of Complete disable matrix. took 105 ms. Total solver calls (SAT/UNSAT): 0(0/0)
Mar 26, 2019 3:31:29 AM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver computeAblingMatrix
INFO: Computing symmetric may enable matrix : 686 transitions.
Mar 26, 2019 3:31:29 AM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver printStats
INFO: Computation of Complete enable matrix. took 90 ms. Total solver calls (SAT/UNSAT): 0(0/0)
Mar 26, 2019 3:31:38 AM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver computeCoEnablingMatrix
INFO: Computing symmetric co enabling matrix : 686 transitions.
Mar 26, 2019 3:31:44 AM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver printStats
INFO: Computation of co-enabling matrix(0/686) took 6129 ms. Total solver calls (SAT/UNSAT): 685(0/685)
Mar 26, 2019 3:31:48 AM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver printStats
INFO: Computation of co-enabling matrix(25/686) took 9638 ms. Total solver calls (SAT/UNSAT): 1226(99/1127)
Mar 26, 2019 3:31:51 AM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver printStats
INFO: Computation of co-enabling matrix(33/686) took 12650 ms. Total solver calls (SAT/UNSAT): 1439(149/1290)
Mar 26, 2019 3:31:54 AM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver printStats
INFO: Computation of co-enabling matrix(49/686) took 15680 ms. Total solver calls (SAT/UNSAT): 1832(221/1611)
Mar 26, 2019 3:31:57 AM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver printStats
INFO: Computation of co-enabling matrix(57/686) took 18798 ms. Total solver calls (SAT/UNSAT): 2018(253/1765)
Mar 26, 2019 3:32:00 AM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver printStats
INFO: Computation of co-enabling matrix(62/686) took 21805 ms. Total solver calls (SAT/UNSAT): 2126(287/1839)
Mar 26, 2019 3:32:03 AM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver printStats
INFO: Computation of co-enabling matrix(73/686) took 24942 ms. Total solver calls (SAT/UNSAT): 2297(325/1972)
Mar 26, 2019 3:32:06 AM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver printStats
INFO: Computation of co-enabling matrix(82/686) took 28145 ms. Total solver calls (SAT/UNSAT): 2522(363/2159)
Mar 26, 2019 3:32:10 AM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver printStats
INFO: Computation of co-enabling matrix(91/686) took 32111 ms. Total solver calls (SAT/UNSAT): 2754(407/2347)
Mar 26, 2019 3:32:13 AM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver printStats
INFO: Computation of co-enabling matrix(102/686) took 35326 ms. Total solver calls (SAT/UNSAT): 3024(467/2557)
Mar 26, 2019 3:32:17 AM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver printStats
INFO: Computation of co-enabling matrix(117/686) took 38363 ms. Total solver calls (SAT/UNSAT): 3477(547/2930)
Mar 26, 2019 3:32:20 AM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver printStats
INFO: Computation of co-enabling matrix(124/686) took 42037 ms. Total solver calls (SAT/UNSAT): 3675(603/3072)
Mar 26, 2019 3:32:23 AM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver printStats
INFO: Computation of co-enabling matrix(127/686) took 45169 ms. Total solver calls (SAT/UNSAT): 3787(617/3170)
Mar 26, 2019 3:32:27 AM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver printStats
INFO: Computation of co-enabling matrix(137/686) took 49157 ms. Total solver calls (SAT/UNSAT): 4137(676/3461)
Mar 26, 2019 3:32:31 AM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver printStats
INFO: Computation of co-enabling matrix(147/686) took 52452 ms. Total solver calls (SAT/UNSAT): 4418(760/3658)
Mar 26, 2019 3:32:34 AM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver printStats
INFO: Computation of co-enabling matrix(151/686) took 55535 ms. Total solver calls (SAT/UNSAT): 4536(776/3760)
Mar 26, 2019 3:32:37 AM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver printStats
INFO: Computation of co-enabling matrix(161/686) took 58555 ms. Total solver calls (SAT/UNSAT): 4765(832/3933)
Mar 26, 2019 3:32:41 AM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver printStats
INFO: Computation of co-enabling matrix(169/686) took 62453 ms. Total solver calls (SAT/UNSAT): 4984(848/4136)
Mar 26, 2019 3:32:44 AM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver printStats
INFO: Computation of co-enabling matrix(175/686) took 65460 ms. Total solver calls (SAT/UNSAT): 5171(886/4285)
Mar 26, 2019 3:32:47 AM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver printStats
INFO: Computation of co-enabling matrix(183/686) took 68602 ms. Total solver calls (SAT/UNSAT): 5425(959/4466)
Mar 26, 2019 3:32:50 AM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver printStats
INFO: Computation of co-enabling matrix(188/686) took 71862 ms. Total solver calls (SAT/UNSAT): 5655(1004/4651)
Mar 26, 2019 3:32:53 AM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver printStats
INFO: Computation of co-enabling matrix(201/686) took 75019 ms. Total solver calls (SAT/UNSAT): 6073(1101/4972)
Mar 26, 2019 3:32:57 AM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver printStats
INFO: Computation of co-enabling matrix(210/686) took 78360 ms. Total solver calls (SAT/UNSAT): 6265(1143/5122)
Mar 26, 2019 3:33:00 AM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver printStats
INFO: Computation of co-enabling matrix(220/686) took 81469 ms. Total solver calls (SAT/UNSAT): 6502(1197/5305)
Mar 26, 2019 3:33:03 AM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver printStats
INFO: Computation of co-enabling matrix(229/686) took 84506 ms. Total solver calls (SAT/UNSAT): 6682(1234/5448)
Mar 26, 2019 3:33:06 AM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver printStats
INFO: Computation of co-enabling matrix(235/686) took 88285 ms. Total solver calls (SAT/UNSAT): 6831(1253/5578)
Mar 26, 2019 3:33:10 AM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver printStats
INFO: Computation of co-enabling matrix(238/686) took 91778 ms. Total solver calls (SAT/UNSAT): 6936(1273/5663)
Mar 26, 2019 3:33:14 AM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver printStats
INFO: Computation of co-enabling matrix(244/686) took 95815 ms. Total solver calls (SAT/UNSAT): 7107(1311/5796)
Mar 26, 2019 3:33:18 AM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver printStats
INFO: Computation of co-enabling matrix(252/686) took 99475 ms. Total solver calls (SAT/UNSAT): 7366(1361/6005)
Mar 26, 2019 3:33:21 AM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver printStats
INFO: Computation of co-enabling matrix(263/686) took 103331 ms. Total solver calls (SAT/UNSAT): 7670(1421/6249)
Mar 26, 2019 3:33:25 AM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver printStats
INFO: Computation of co-enabling matrix(271/686) took 106794 ms. Total solver calls (SAT/UNSAT): 7854(1461/6393)
Mar 26, 2019 3:33:28 AM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver printStats
INFO: Computation of co-enabling matrix(280/686) took 109818 ms. Total solver calls (SAT/UNSAT): 8088(1498/6590)
Mar 26, 2019 3:33:31 AM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver printStats
INFO: Computation of co-enabling matrix(285/686) took 112890 ms. Total solver calls (SAT/UNSAT): 8215(1533/6682)
Mar 26, 2019 3:33:34 AM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver printStats
INFO: Computation of co-enabling matrix(294/686) took 116307 ms. Total solver calls (SAT/UNSAT): 8400(1580/6820)
Mar 26, 2019 3:33:38 AM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver printStats
INFO: Computation of co-enabling matrix(304/686) took 119847 ms. Total solver calls (SAT/UNSAT): 8547(1610/6937)
Mar 26, 2019 3:33:41 AM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver printStats
INFO: Computation of co-enabling matrix(308/686) took 122943 ms. Total solver calls (SAT/UNSAT): 8693(1650/7043)
Mar 26, 2019 3:33:44 AM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver printStats
INFO: Computation of co-enabling matrix(315/686) took 126222 ms. Total solver calls (SAT/UNSAT): 8897(1687/7210)
Mar 26, 2019 3:33:47 AM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver printStats
INFO: Computation of co-enabling matrix(325/686) took 129335 ms. Total solver calls (SAT/UNSAT): 9111(1773/7338)
Mar 26, 2019 3:33:51 AM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver printStats
INFO: Computation of co-enabling matrix(345/686) took 132671 ms. Total solver calls (SAT/UNSAT): 9366(1834/7532)
Mar 26, 2019 3:33:54 AM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver printStats
INFO: Computation of co-enabling matrix(355/686) took 135768 ms. Total solver calls (SAT/UNSAT): 9464(1854/7610)
Mar 26, 2019 3:33:57 AM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver printStats
INFO: Computation of co-enabling matrix(363/686) took 139014 ms. Total solver calls (SAT/UNSAT): 9618(1880/7738)
Mar 26, 2019 3:34:00 AM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver printStats
INFO: Computation of co-enabling matrix(375/686) took 142166 ms. Total solver calls (SAT/UNSAT): 9771(1929/7842)
Mar 26, 2019 3:34:04 AM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver printStats
INFO: Computation of co-enabling matrix(389/686) took 145365 ms. Total solver calls (SAT/UNSAT): 9933(1955/7978)
Mar 26, 2019 3:34:07 AM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver printStats
INFO: Computation of co-enabling matrix(393/686) took 148366 ms. Total solver calls (SAT/UNSAT): 10059(1984/8075)
Mar 26, 2019 3:34:10 AM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver printStats
INFO: Computation of co-enabling matrix(404/686) took 151703 ms. Total solver calls (SAT/UNSAT): 10299(2051/8248)
Mar 26, 2019 3:34:13 AM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver printStats
INFO: Computation of co-enabling matrix(414/686) took 154712 ms. Total solver calls (SAT/UNSAT): 10447(2100/8347)
Mar 26, 2019 3:34:16 AM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver printStats
INFO: Computation of co-enabling matrix(431/686) took 158053 ms. Total solver calls (SAT/UNSAT): 10645(2140/8505)
Mar 26, 2019 3:34:19 AM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver printStats
INFO: Computation of co-enabling matrix(449/686) took 161191 ms. Total solver calls (SAT/UNSAT): 10853(2201/8652)
Mar 26, 2019 3:34:23 AM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver printStats
INFO: Computation of co-enabling matrix(464/686) took 164725 ms. Total solver calls (SAT/UNSAT): 11006(2231/8775)
Mar 26, 2019 3:34:26 AM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver printStats
INFO: Computation of co-enabling matrix(475/686) took 167809 ms. Total solver calls (SAT/UNSAT): 11276(2279/8997)
Mar 26, 2019 3:34:29 AM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver printStats
INFO: Computation of co-enabling matrix(481/686) took 170953 ms. Total solver calls (SAT/UNSAT): 11405(2315/9090)
Mar 26, 2019 3:34:33 AM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver printStats
INFO: Computation of co-enabling matrix(489/686) took 174650 ms. Total solver calls (SAT/UNSAT): 11528(2358/9170)
Mar 26, 2019 3:34:36 AM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver printStats
INFO: Computation of co-enabling matrix(498/686) took 177970 ms. Total solver calls (SAT/UNSAT): 11672(2400/9272)
Mar 26, 2019 3:34:40 AM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver printStats
INFO: Computation of co-enabling matrix(509/686) took 181436 ms. Total solver calls (SAT/UNSAT): 11774(2412/9362)
Mar 26, 2019 3:34:43 AM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver printStats
INFO: Computation of co-enabling matrix(520/686) took 184526 ms. Total solver calls (SAT/UNSAT): 11884(2438/9446)
Mar 26, 2019 3:34:46 AM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver printStats
INFO: Computation of co-enabling matrix(634/686) took 187531 ms. Total solver calls (SAT/UNSAT): 12114(2484/9630)
Mar 26, 2019 3:34:47 AM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver printStats
INFO: Computation of Finished co-enabling matrix. took 189227 ms. Total solver calls (SAT/UNSAT): 12214(2504/9710)
Mar 26, 2019 3:34:47 AM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver computeDoNotAccord
INFO: Computing Do-Not-Accords matrix : 686 transitions.
Mar 26, 2019 3:34:48 AM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver printStats
INFO: Computation of Completed DNA matrix. took 90 ms. Total solver calls (SAT/UNSAT): 0(0/0)
Mar 26, 2019 3:34:48 AM fr.lip6.move.gal.gal2pins.Gal2PinsTransformerNext transform
INFO: Built C files in 209777ms conformant to PINS in folder :/home/mcc/execution

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="NoC3x3-PT-8A"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="itstools"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-3954"
echo " Executing tool itstools"
echo " Input is NoC3x3-PT-8A, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r184-csrt-155344538100367"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/NoC3x3-PT-8A.tgz
mv NoC3x3-PT-8A execution
cd execution
if [ "LTLFireability" = "GlobalProperties" ] ; then
rm -f GenericPropertiesVerdict.xml
fi
if [ "LTLFireability" = "UpperBounds" ] ; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' LTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;