fond
Model Checking Contest 2018
8th edition, Bratislava, Slovakia, June 26, 2018
Execution of r141-qhx2-152673582600069
Last Updated
June 26, 2018

About the Execution of ITS-Tools.L for QuasiCertifProtocol-PT-06

Execution Summary
Max Memory
Used (MB)
Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
15756.460 48748.00 82876.00 2955.20 T normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Waiting for the VM to be ready (probing ssh)
..........................
/home/mcc/execution
total 400K
-rw-r--r-- 1 mcc users 5.9K May 15 18:54 CTLCardinality.txt
-rw-r--r-- 1 mcc users 30K May 15 18:54 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.4K May 15 18:54 CTLFireability.txt
-rw-r--r-- 1 mcc users 31K May 15 18:54 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.0K May 15 18:50 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K May 15 18:50 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.2K May 26 09:27 LTLCardinality.txt
-rw-r--r-- 1 mcc users 14K May 26 09:27 LTLCardinality.xml
-rw-r--r-- 1 mcc users 3.1K May 26 09:27 LTLFireability.txt
-rw-r--r-- 1 mcc users 15K May 26 09:27 LTLFireability.xml
-rw-r--r-- 1 mcc users 7.1K May 15 18:54 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 33K May 15 18:54 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 116 May 15 18:54 ReachabilityDeadlock.txt
-rw-r--r-- 1 mcc users 354 May 15 18:54 ReachabilityDeadlock.xml
-rw-r--r-- 1 mcc users 5.0K May 15 18:54 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 26K May 15 18:54 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.6K May 15 18:54 UpperBounds.txt
-rw-r--r-- 1 mcc users 6.3K May 15 18:54 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 15 18:50 equiv_col
-rw-r--r-- 1 mcc users 3 May 15 18:50 instance
-rw-r--r-- 1 mcc users 6 May 15 18:50 iscolored
-rw-r--r-- 1 mcc users 153K May 15 18:50 model.pnml
=====================================================================
Generated by BenchKit 2-3637
Executing tool itstoolsl
Input is QuasiCertifProtocol-PT-06, examination is ReachabilityDeadlock
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r141-qhx2-152673582600069
=====================================================================


--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME QuasiCertifProtocol-PT-06-ReachabilityDeadlock-0

=== Now, execution of the tool begins

BK_START 1527894194921

Flatten gal took : 206 ms
Constant places removed 19 places and 1 transitions.
Iterating post reduction 0 with 19 rules applied. Total rules applied 19 place count 251 transition count 115
Performed 2 Post agglomeration using F-continuation condition.
Constant places removed 2 places and 0 transitions.
Iterating post reduction 1 with 2 rules applied. Total rules applied 21 place count 249 transition count 113
Applied a total of 21 rules in 93 ms. Remains 249 /270 variables (removed 21) and now considering 113/116 (removed 3) transitions.
// Phase 1: matrix 113 rows 249 cols
Using solver Z3 to compute partial order matrices.
Built C files in :
/home/mcc/execution
Converted graph to binary with : CommandLine [args=[/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.louvain.binaries_1.0.0.201805241334/bin/convert-linux64, -i, /tmp/graph2356640156115224448.txt, -o, /tmp/graph2356640156115224448.bin, -w, /tmp/graph2356640156115224448.weights], workingDir=null]
Built communities with : CommandLine [args=[/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.louvain.binaries_1.0.0.201805241334/bin/louvain-linux64, /tmp/graph2356640156115224448.bin, -l, -1, -v, -w, /tmp/graph2356640156115224448.weights, -q, 0, -e, 0.001], workingDir=null]
Presburger conditions satisfied. Using coverability to approximate state space in K-Induction.
// Phase 1: matrix 113 rows 249 cols
Invoking ITS tools like this :CommandLine [args=[/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.201805241334/bin/its-ctl-linux64, --gc-threshold, 2000000, --quiet, -i, /home/mcc/execution/ReachabilityDeadlock.pnml.gal, -t, CGAL, -ctl, DEADLOCK], workingDir=/home/mcc/execution]

its-ctl command run as :

/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.201805241334/bin/its-ctl-linux64 --gc-threshold 2000000 --quiet -i /home/mcc/execution/ReachabilityDeadlock.pnml.gal -t CGAL -ctl DEADLOCK
No direction supplied, using forward translation only.
built 31 ordering constraints for composite.
built 17 ordering constraints for composite.
built 20 ordering constraints for composite.
built 17 ordering constraints for composite.
built 17 ordering constraints for composite.
built 17 ordering constraints for composite.
built 21 ordering constraints for composite.
built 17 ordering constraints for composite.
built 21 ordering constraints for composite.
built 21 ordering constraints for composite.
built 21 ordering constraints for composite.
built 17 ordering constraints for composite.
built 17 ordering constraints for composite.
built 21 ordering constraints for composite.
built 21 ordering constraints for composite.
Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
reachable,2.27177e+06,7.04229,98720,27393,2062,203315,2192,586,415127,97,57889,0


Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
dead,4237,28.6667,488496,2207,274,592035,48412,1837,4.40023e+06,600,323730,883719

System contains 4237 deadlocks (shown below if less than --print-limit option) !
FORMULA QuasiCertifProtocol-PT-06-ReachabilityDeadlock-0 TRUE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL USE_NUPN
[ 4237 states ] showing 10 first states
[ i11={[ u41={[ s3_3=1 ]
} u38={[ ]
} u31={[ ]
} u18={[ ]
} u14={[ ]
} ]
} i7={[ u48={[ s3_6=1 ]
} u46={[ ]
} u37={[ ]
} u22={[ ]
} u16={[ ]
} ]
} i13={[ u27={[ Cstart_3=1 ]
} u7={[ ]
} ]
} i14={[ u29={[ Cstart_1=1 ]
} u9={[ ]
} ]
} i10={[ u42={[ ]
} u25={[ ]
} u33={[ ]
} u36={[ ]
} u21={[ ]
} u10={[ ]
} ]
} i9={[ u45={[ ]
} u40={[ s3_2=1 ]
} u35={[ ]
} u19={[ ]
} u11={[ ]
} ]
} i8={[ u49={[ s3_5=1 ]
} u44={[ ]
} u34={[ ]
} u23={[ ]
} u15={[ ]
} ]
} i5={[ u6={[ ]
} u2={[ Cstart_5=1 ]
} ]
} i4={[ u47={[ ]
} u39={[ ]
} u24={[ ]
} u17={[ ]
} u13={[ ]
} ]
} i12={[ u26={[ ]
} u3={[ Cstart_6=1 ]
} ]
} i1={[ u4={[ ]
} u1={[ Cstart_4=1 ]
} ]
} i3={[ u28={[ Cstart_2=1 ]
} u8={[ ]
} ]
} i6={[ u43={[ ]
} u32={[ ]
} u20={[ ]
} u12={[ ]
} ]
} i2={[ u30={[ Cstart_0=1 ]
} u5={[ ]
} ]
} u0={[ ]
} ]
[ i11={[ u41={[ s3_3=1 ]
} u38={[ ]
} u31={[ ]
} u18={[ ]
} u14={[ ]
} ]
} i7={[ u48={[ s3_6=1 ]
} u46={[ ]
} u37={[ ]
} u22={[ ]
} u16={[ ]
} ]
} i13={[ u27={[ Cstart_3=1 ]
} u7={[ ]
} ]
} i14={[ u29={[ Cstart_1=1 ]
} u9={[ ]
} ]
} i10={[ u42={[ ]
} u25={[ ]
} u33={[ ]
} u36={[ ]
} u21={[ ]
} u10={[ ]
} ]
} i9={[ u45={[ ]
} u40={[ s3_2=1 ]
} u35={[ ]
} u19={[ ]
} u11={[ ]
} ]
} i8={[ u49={[ ]
} u44={[ ]
} u34={[ ]
} u23={[ ]
} u15={[ ]
} ]
} i5={[ u6={[ ]
} u2={[ Cstart_5=1 ]
} ]
} i4={[ u47={[ ]
} u39={[ s3_4=1 ]
} u24={[ ]
} u17={[ ]
} u13={[ ]
} ]
} i12={[ u26={[ ]
} u3={[ Cstart_6=1 ]
} ]
} i1={[ u4={[ ]
} u1={[ Cstart_4=1 ]
} ]
} i3={[ u28={[ Cstart_2=1 ]
} u8={[ ]
} ]
} i6={[ u43={[ ]
} u32={[ ]
} u20={[ ]
} u12={[ ]
} ]
} i2={[ u30={[ Cstart_0=1 ]
} u5={[ ]
} ]
} u0={[ ]
} ]
[ i11={[ u41={[ s3_3=1 ]
} u38={[ ]
} u31={[ ]
} u18={[ ]
} u14={[ ]
} ]
} i7={[ u48={[ s3_6=1 ]
} u46={[ ]
} u37={[ ]
} u22={[ ]
} u16={[ ]
} ]
} i13={[ u27={[ Cstart_3=1 ]
} u7={[ ]
} ]
} i14={[ u29={[ Cstart_1=1 ]
} u9={[ ]
} ]
} i10={[ u42={[ ]
} u25={[ ]
} u33={[ ]
} u36={[ ]
} u21={[ ]
} u10={[ ]
} ]
} i9={[ u45={[ ]
} u40={[ s3_2=1 ]
} u35={[ ]
} u19={[ ]
} u11={[ ]
} ]
} i8={[ u49={[ ]
} u44={[ ]
} u34={[ ]
} u23={[ ]
} u15={[ ]
} ]
} i5={[ u6={[ ]
} u2={[ Cstart_5=1 ]
} ]
} i4={[ u47={[ ]
} u39={[ ]
} u24={[ ]
} u17={[ ]
} u13={[ ]
} ]
} i12={[ u26={[ ]
} u3={[ Cstart_6=1 ]
} ]
} i1={[ u4={[ ]
} u1={[ Cstart_4=1 ]
} ]
} i3={[ u28={[ Cstart_2=1 ]
} u8={[ ]
} ]
} i6={[ u43={[ s3_1=1 ]
} u32={[ ]
} u20={[ ]
} u12={[ ]
} ]
} i2={[ u30={[ Cstart_0=1 ]
} u5={[ ]
} ]
} u0={[ ]
} ]
[ i11={[ u41={[ s3_3=1 ]
} u38={[ ]
} u31={[ ]
} u18={[ ]
} u14={[ ]
} ]
} i7={[ u48={[ s3_6=1 ]
} u46={[ ]
} u37={[ ]
} u22={[ ]
} u16={[ ]
} ]
} i13={[ u27={[ Cstart_3=1 ]
} u7={[ ]
} ]
} i14={[ u29={[ Cstart_1=1 ]
} u9={[ ]
} ]
} i10={[ u42={[ ]
} u25={[ ]
} u33={[ ]
} u36={[ ]
} u21={[ ]
} u10={[ ]
} ]
} i9={[ u45={[ ]
} u40={[ ]
} u35={[ ]
} u19={[ ]
} u11={[ ]
} ]
} i8={[ u49={[ s3_5=1 ]
} u44={[ ]
} u34={[ ]
} u23={[ ]
} u15={[ ]
} ]
} i5={[ u6={[ ]
} u2={[ Cstart_5=1 ]
} ]
} i4={[ u47={[ ]
} u39={[ s3_4=1 ]
} u24={[ ]
} u17={[ ]
} u13={[ ]
} ]
} i12={[ u26={[ ]
} u3={[ Cstart_6=1 ]
} ]
} i1={[ u4={[ ]
} u1={[ Cstart_4=1 ]
} ]
} i3={[ u28={[ Cstart_2=1 ]
} u8={[ ]
} ]
} i6={[ u43={[ ]
} u32={[ ]
} u20={[ ]
} u12={[ ]
} ]
} i2={[ u30={[ Cstart_0=1 ]
} u5={[ ]
} ]
} u0={[ ]
} ]
[ i11={[ u41={[ s3_3=1 ]
} u38={[ ]
} u31={[ ]
} u18={[ ]
} u14={[ ]
} ]
} i7={[ u48={[ s3_6=1 ]
} u46={[ ]
} u37={[ ]
} u22={[ ]
} u16={[ ]
} ]
} i13={[ u27={[ Cstart_3=1 ]
} u7={[ ]
} ]
} i14={[ u29={[ Cstart_1=1 ]
} u9={[ ]
} ]
} i10={[ u42={[ ]
} u25={[ ]
} u33={[ ]
} u36={[ ]
} u21={[ ]
} u10={[ ]
} ]
} i9={[ u45={[ ]
} u40={[ ]
} u35={[ ]
} u19={[ ]
} u11={[ ]
} ]
} i8={[ u49={[ s3_5=1 ]
} u44={[ ]
} u34={[ ]
} u23={[ ]
} u15={[ ]
} ]
} i5={[ u6={[ ]
} u2={[ Cstart_5=1 ]
} ]
} i4={[ u47={[ ]
} u39={[ ]
} u24={[ ]
} u17={[ ]
} u13={[ ]
} ]
} i12={[ u26={[ ]
} u3={[ Cstart_6=1 ]
} ]
} i1={[ u4={[ ]
} u1={[ Cstart_4=1 ]
} ]
} i3={[ u28={[ Cstart_2=1 ]
} u8={[ ]
} ]
} i6={[ u43={[ s3_1=1 ]
} u32={[ ]
} u20={[ ]
} u12={[ ]
} ]
} i2={[ u30={[ Cstart_0=1 ]
} u5={[ ]
} ]
} u0={[ ]
} ]
[ i11={[ u41={[ s3_3=1 ]
} u38={[ ]
} u31={[ ]
} u18={[ ]
} u14={[ ]
} ]
} i7={[ u48={[ s3_6=1 ]
} u46={[ ]
} u37={[ ]
} u22={[ ]
} u16={[ ]
} ]
} i13={[ u27={[ Cstart_3=1 ]
} u7={[ ]
} ]
} i14={[ u29={[ Cstart_1=1 ]
} u9={[ ]
} ]
} i10={[ u42={[ ]
} u25={[ ]
} u33={[ ]
} u36={[ ]
} u21={[ ]
} u10={[ ]
} ]
} i9={[ u45={[ ]
} u40={[ ]
} u35={[ ]
} u19={[ ]
} u11={[ ]
} ]
} i8={[ u49={[ ]
} u44={[ ]
} u34={[ ]
} u23={[ ]
} u15={[ ]
} ]
} i5={[ u6={[ ]
} u2={[ Cstart_5=1 ]
} ]
} i4={[ u47={[ ]
} u39={[ s3_4=1 ]
} u24={[ ]
} u17={[ ]
} u13={[ ]
} ]
} i12={[ u26={[ ]
} u3={[ Cstart_6=1 ]
} ]
} i1={[ u4={[ ]
} u1={[ Cstart_4=1 ]
} ]
} i3={[ u28={[ Cstart_2=1 ]
} u8={[ ]
} ]
} i6={[ u43={[ s3_1=1 ]
} u32={[ ]
} u20={[ ]
} u12={[ ]
} ]
} i2={[ u30={[ Cstart_0=1 ]
} u5={[ ]
} ]
} u0={[ ]
} ]
[ i11={[ u41={[ s3_3=1 ]
} u38={[ ]
} u31={[ ]
} u18={[ ]
} u14={[ ]
} ]
} i7={[ u48={[ s3_6=1 ]
} u46={[ ]
} u37={[ ]
} u22={[ ]
} u16={[ ]
} ]
} i13={[ u27={[ Cstart_3=1 ]
} u7={[ ]
} ]
} i14={[ u29={[ Cstart_1=1 ]
} u9={[ ]
} ]
} i10={[ u42={[ s3_0=1 ]
} u25={[ ]
} u33={[ ]
} u36={[ ]
} u21={[ ]
} u10={[ ]
} ]
} i9={[ u45={[ ]
} u40={[ s3_2=1 ]
} u35={[ ]
} u19={[ ]
} u11={[ ]
} ]
} i8={[ u49={[ ]
} u44={[ ]
} u34={[ ]
} u23={[ ]
} u15={[ ]
} ]
} i5={[ u6={[ ]
} u2={[ Cstart_5=1 ]
} ]
} i4={[ u47={[ ]
} u39={[ ]
} u24={[ ]
} u17={[ ]
} u13={[ ]
} ]
} i12={[ u26={[ ]
} u3={[ Cstart_6=1 ]
} ]
} i1={[ u4={[ ]
} u1={[ Cstart_4=1 ]
} ]
} i3={[ u28={[ Cstart_2=1 ]
} u8={[ ]
} ]
} i6={[ u43={[ ]
} u32={[ ]
} u20={[ ]
} u12={[ ]
} ]
} i2={[ u30={[ Cstart_0=1 ]
} u5={[ ]
} ]
} u0={[ ]
} ]
[ i11={[ u41={[ s3_3=1 ]
} u38={[ ]
} u31={[ ]
} u18={[ ]
} u14={[ ]
} ]
} i7={[ u48={[ s3_6=1 ]
} u46={[ ]
} u37={[ ]
} u22={[ ]
} u16={[ ]
} ]
} i13={[ u27={[ Cstart_3=1 ]
} u7={[ ]
} ]
} i14={[ u29={[ Cstart_1=1 ]
} u9={[ ]
} ]
} i10={[ u42={[ s3_0=1 ]
} u25={[ ]
} u33={[ ]
} u36={[ ]
} u21={[ ]
} u10={[ ]
} ]
} i9={[ u45={[ ]
} u40={[ ]
} u35={[ ]
} u19={[ ]
} u11={[ ]
} ]
} i8={[ u49={[ s3_5=1 ]
} u44={[ ]
} u34={[ ]
} u23={[ ]
} u15={[ ]
} ]
} i5={[ u6={[ ]
} u2={[ Cstart_5=1 ]
} ]
} i4={[ u47={[ ]
} u39={[ ]
} u24={[ ]
} u17={[ ]
} u13={[ ]
} ]
} i12={[ u26={[ ]
} u3={[ Cstart_6=1 ]
} ]
} i1={[ u4={[ ]
} u1={[ Cstart_4=1 ]
} ]
} i3={[ u28={[ Cstart_2=1 ]
} u8={[ ]
} ]
} i6={[ u43={[ ]
} u32={[ ]
} u20={[ ]
} u12={[ ]
} ]
} i2={[ u30={[ Cstart_0=1 ]
} u5={[ ]
} ]
} u0={[ ]
} ]
[ i11={[ u41={[ s3_3=1 ]
} u38={[ ]
} u31={[ ]
} u18={[ ]
} u14={[ ]
} ]
} i7={[ u48={[ s3_6=1 ]
} u46={[ ]
} u37={[ ]
} u22={[ ]
} u16={[ ]
} ]
} i13={[ u27={[ Cstart_3=1 ]
} u7={[ ]
} ]
} i14={[ u29={[ Cstart_1=1 ]
} u9={[ ]
} ]
} i10={[ u42={[ s3_0=1 ]
} u25={[ ]
} u33={[ ]
} u36={[ ]
} u21={[ ]
} u10={[ ]
} ]
} i9={[ u45={[ ]
} u40={[ ]
} u35={[ ]
} u19={[ ]
} u11={[ ]
} ]
} i8={[ u49={[ ]
} u44={[ ]
} u34={[ ]
} u23={[ ]
} u15={[ ]
} ]
} i5={[ u6={[ ]
} u2={[ Cstart_5=1 ]
} ]
} i4={[ u47={[ ]
} u39={[ s3_4=1 ]
} u24={[ ]
} u17={[ ]
} u13={[ ]
} ]
} i12={[ u26={[ ]
} u3={[ Cstart_6=1 ]
} ]
} i1={[ u4={[ ]
} u1={[ Cstart_4=1 ]
} ]
} i3={[ u28={[ Cstart_2=1 ]
} u8={[ ]
} ]
} i6={[ u43={[ ]
} u32={[ ]
} u20={[ ]
} u12={[ ]
} ]
} i2={[ u30={[ Cstart_0=1 ]
} u5={[ ]
} ]
} u0={[ ]
} ]
[ i11={[ u41={[ s3_3=1 ]
} u38={[ ]
} u31={[ ]
} u18={[ ]
} u14={[ ]
} ]
} i7={[ u48={[ s3_6=1 ]
} u46={[ ]
} u37={[ ]
} u22={[ ]
} u16={[ ]
} ]
} i13={[ u27={[ Cstart_3=1 ]
} u7={[ ]
} ]
} i14={[ u29={[ Cstart_1=1 ]
} u9={[ ]
} ]
} i10={[ u42={[ s3_0=1 ]
} u25={[ ]
} u33={[ ]
} u36={[ ]
} u21={[ ]
} u10={[ ]
} ]
} i9={[ u45={[ ]
} u40={[ ]
} u35={[ ]
} u19={[ ]
} u11={[ ]
} ]
} i8={[ u49={[ ]
} u44={[ ]
} u34={[ ]
} u23={[ ]
} u15={[ ]
} ]
} i5={[ u6={[ ]
} u2={[ Cstart_5=1 ]
} ]
} i4={[ u47={[ ]
} u39={[ ]
} u24={[ ]
} u17={[ ]
} u13={[ ]
} ]
} i12={[ u26={[ ]
} u3={[ Cstart_6=1 ]
} ]
} i1={[ u4={[ ]
} u1={[ Cstart_4=1 ]
} ]
} i3={[ u28={[ Cstart_2=1 ]
} u8={[ ]
} ]
} i6={[ u43={[ s3_1=1 ]
} u32={[ ]
} u20={[ ]
} u12={[ ]
} ]
} i2={[ u30={[ Cstart_0=1 ]
} u5={[ ]
} ]
} u0={[ ]
} ]
ITS tools runner thread asked to quit. Dying gracefully.
Running compilation step : CommandLine [args=[gcc, -c, -I/home/mcc/BenchKit//lts_install_dir//include, -I., -std=c99, -fPIC, -O3, model.c], workingDir=/home/mcc/execution]
WARNING : LTS min runner thread was asked to interrupt. Dying gracefully.

BK_STOP 1527894243669

--------------------
content from stderr:

+ export BINDIR=/home/mcc/BenchKit/
+ BINDIR=/home/mcc/BenchKit/
++ pwd
+ export MODEL=/home/mcc/execution
+ MODEL=/home/mcc/execution
+ /home/mcc/BenchKit//runeclipse.sh /home/mcc/execution ReachabilityDeadlock -its -ltsminpath /home/mcc/BenchKit//lts_install_dir/ -louvain -smt
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ /home/mcc/BenchKit//itstools/its-tools -consoleLog -data /home/mcc/execution/workspace -pnfolder /home/mcc/execution -examination ReachabilityDeadlock -z3path /home/mcc/BenchKit//z3/bin/z3 -yices2path /home/mcc/BenchKit//yices/bin/yices -its -ltsminpath /home/mcc/BenchKit//lts_install_dir/ -louvain -smt -vmargs -Dosgi.locking=none -Declipse.stateSaveDelayInterval=-1 -Dosgi.configuration.area=/tmp/.eclipse -Xss8m -Xms40m -Xmx8192m -Dfile.encoding=UTF-8 -Dosgi.requiredJavaVersion=1.6
Jun 01, 2018 11:03:30 PM fr.lip6.move.gal.application.Application start
INFO: Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, ReachabilityDeadlock, -z3path, /home/mcc/BenchKit//z3/bin/z3, -yices2path, /home/mcc/BenchKit//yices/bin/yices, -its, -ltsminpath, /home/mcc/BenchKit//lts_install_dir/, -louvain, -smt]
Jun 01, 2018 11:03:30 PM fr.lip6.move.gal.application.MccTranslator transformPNML
INFO: Parsing pnml file : /home/mcc/execution/model.pnml
Jun 01, 2018 11:03:30 PM fr.lip6.move.gal.nupn.PTNetReader loadFromXML
INFO: Load time of PNML (sax parser for PT used): 120 ms
Jun 01, 2018 11:03:30 PM fr.lip6.move.gal.pnml.togal.PTGALTransformer handlePage
INFO: Transformed 270 places.
Jun 01, 2018 11:03:31 PM fr.lip6.move.gal.pnml.togal.PTGALTransformer handlePage
INFO: Transformed 116 transitions.
Jun 01, 2018 11:03:31 PM fr.lip6.move.serialization.SerializationUtil systemToFile
INFO: Time to serialize gal into /home/mcc/execution/model.pnml.img.gal : 23 ms
Jun 01, 2018 11:03:31 PM fr.lip6.move.gal.instantiate.GALRewriter flatten
INFO: Flatten gal took : 195 ms
Jun 01, 2018 11:03:31 PM fr.lip6.move.serialization.SerializationUtil systemToFile
INFO: Time to serialize gal into /home/mcc/execution/model.pnml.simple.gal : 7 ms
Jun 01, 2018 11:03:31 PM fr.lip6.move.gal.semantics.DeterministicNextBuilder getDeterministicNext
INFO: Input system was already deterministic with 116 transitions.
Jun 01, 2018 11:03:32 PM fr.lip6.move.gal.application.MccTranslator applyOrder
INFO: Applying decomposition
Jun 01, 2018 11:03:32 PM fr.lip6.move.gal.instantiate.GALRewriter flatten
INFO: Flatten gal took : 62 ms
Jun 01, 2018 11:03:32 PM fr.lip6.move.gal.instantiate.GALRewriter flatten
INFO: Flatten gal took : 50 ms
Jun 01, 2018 11:03:32 PM fr.lip6.move.gal.semantics.DeterministicNextBuilder getDeterministicNext
INFO: Input system was already deterministic with 113 transitions.
Begin: Fri Jun 1 23:03:32 2018

Computation of communities with the Newman-Girvan Modularity quality function

level 0:
start computation: Fri Jun 1 23:03:32 2018
network size: 249 nodes, 1642 links, 102 weight
quality increased from -0.00786356 to 0.54847
end computation: Fri Jun 1 23:03:32 2018
level 1:
start computation: Fri Jun 1 23:03:32 2018
network size: 50 nodes, 633 links, 102 weight
quality increased from 0.54847 to 0.732795
end computation: Fri Jun 1 23:03:32 2018
level 2:
start computation: Fri Jun 1 23:03:32 2018
network size: 15 nodes, 196 links, 102 weight
quality increased from 0.732795 to 0.73831
end computation: Fri Jun 1 23:03:32 2018
End: Fri Jun 1 23:03:32 2018
Total duration: 0 sec
0.73831
Jun 01, 2018 11:03:32 PM fr.lip6.move.gal.gal2smt.bmc.KInductionSolver computeAndDeclareInvariants
INFO: Computed 0 place invariants in 8 ms
Jun 01, 2018 11:03:32 PM fr.lip6.move.gal.instantiate.CompositeBuilder decomposeWithOrder
INFO: Decomposing Gal with order
Jun 01, 2018 11:03:32 PM fr.lip6.move.gal.instantiate.GALRewriter flatten
INFO: Flatten gal took : 92 ms
Jun 01, 2018 11:03:32 PM fr.lip6.move.gal.instantiate.CompositeBuilder rewriteArraysToAllowPartition
INFO: Rewriting arrays to variables to allow decomposition.
Jun 01, 2018 11:03:32 PM fr.lip6.move.gal.instantiate.Instantiator fuseIsomorphicEffects
INFO: Removed a total of 83 redundant transitions.
Jun 01, 2018 11:03:33 PM fr.lip6.move.serialization.SerializationUtil systemToFile
INFO: Time to serialize gal into /home/mcc/execution/ReachabilityDeadlock.pnml.gal : 34 ms
Jun 01, 2018 11:03:34 PM fr.lip6.move.gal.gal2smt.bmc.KInductionSolver init
INFO: Proved 249 variables to be positive in 1884 ms
Jun 01, 2018 11:03:34 PM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver computeAblingMatrix
INFO: Computing symmetric may disable matrix : 113 transitions.
Jun 01, 2018 11:03:34 PM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver printStats
INFO: Computation of disable matrix completed :0/113 took 0 ms. Total solver calls (SAT/UNSAT): 0(0/0)
Jun 01, 2018 11:03:34 PM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver printStats
INFO: Computation of Complete disable matrix. took 11 ms. Total solver calls (SAT/UNSAT): 0(0/0)
Jun 01, 2018 11:03:34 PM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver computeAblingMatrix
INFO: Computing symmetric may enable matrix : 113 transitions.
Jun 01, 2018 11:03:34 PM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver printStats
INFO: Computation of Complete enable matrix. took 10 ms. Total solver calls (SAT/UNSAT): 0(0/0)
Jun 01, 2018 11:03:34 PM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver computeCoEnablingMatrix
INFO: Computing symmetric co enabling matrix : 113 transitions.
Jun 01, 2018 11:03:37 PM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver printStats
INFO: Computation of co-enabling matrix(24/113) took 3031 ms. Total solver calls (SAT/UNSAT): 925(925/0)
Jun 01, 2018 11:03:40 PM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver printStats
INFO: Computation of co-enabling matrix(101/113) took 6046 ms. Total solver calls (SAT/UNSAT): 1230(1230/0)
Jun 01, 2018 11:03:40 PM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver printStats
INFO: Computation of Finished co-enabling matrix. took 6410 ms. Total solver calls (SAT/UNSAT): 1232(1232/0)
Jun 01, 2018 11:03:40 PM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver computeDoNotAccord
INFO: Computing Do-Not-Accords matrix : 113 transitions.
Skipping mayMatrices nes/nds SMT solver raised an exception or timeout :(error "Failed to check-sat")
java.lang.RuntimeException: SMT solver raised an exception or timeout :(error "Failed to check-sat")
at fr.lip6.move.gal.gal2smt.bmc.NextBMCSolver.checkSat(NextBMCSolver.java:297)
at fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver.computeDoNotAccord(NecessaryEnablingsolver.java:628)
at fr.lip6.move.gal.gal2pins.Gal2PinsTransformerNext.printLabels(Gal2PinsTransformerNext.java:538)
at fr.lip6.move.gal.gal2pins.Gal2PinsTransformerNext.printDependencyMatrix(Gal2PinsTransformerNext.java:209)
at fr.lip6.move.gal.gal2pins.Gal2PinsTransformerNext.buildBodyFile(Gal2PinsTransformerNext.java:85)
at fr.lip6.move.gal.gal2pins.Gal2PinsTransformerNext.transform(Gal2PinsTransformerNext.java:830)
at fr.lip6.move.gal.application.LTSminRunner$1.run(LTSminRunner.java:71)
at java.lang.Thread.run(Thread.java:748)
Jun 01, 2018 11:04:02 PM fr.lip6.move.gal.gal2pins.Gal2PinsTransformerNext transform
INFO: Built C files in 29953ms conformant to PINS in folder :/home/mcc/execution

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="QuasiCertifProtocol-PT-06"
export BK_EXAMINATION="ReachabilityDeadlock"
export BK_TOOL="itstoolsl"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

tar xzf /home/mcc/BenchKit/INPUTS/QuasiCertifProtocol-PT-06.tgz
mv QuasiCertifProtocol-PT-06 execution
cd execution
pwd
ls -lh

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-3637"
echo " Executing tool itstoolsl"
echo " Input is QuasiCertifProtocol-PT-06, examination is ReachabilityDeadlock"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r141-qhx2-152673582600069"
echo "====================================================================="
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "ReachabilityDeadlock" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "ReachabilityDeadlock" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "ReachabilityDeadlock.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property ReachabilityDeadlock.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "ReachabilityDeadlock.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' ReachabilityDeadlock.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;