fond
Model Checking Contest 2018
8th edition, Bratislava, Slovakia, June 26, 2018
Execution of r071-smll-152649743800006
Last Updated
June 26, 2018

About the Execution of M4M.struct for DLCround-PT-03a

Execution Summary
Max Memory
Used (MB)
Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
1012.560 208540.00 369625.00 1069.60 F normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Waiting for the VM to be ready (probing ssh)
......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
/home/mcc/execution
total 316K
-rw-r--r-- 1 mcc users 3.2K May 15 18:54 CTLCardinality.txt
-rw-r--r-- 1 mcc users 19K May 15 18:54 CTLCardinality.xml
-rw-r--r-- 1 mcc users 2.5K May 15 18:54 CTLFireability.txt
-rw-r--r-- 1 mcc users 17K May 15 18:54 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.0K May 15 18:50 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 5.9K May 15 18:50 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 2.3K May 15 18:54 LTLCardinality.txt
-rw-r--r-- 1 mcc users 11K May 15 18:54 LTLCardinality.xml
-rw-r--r-- 1 mcc users 1.8K May 15 18:54 LTLFireability.txt
-rw-r--r-- 1 mcc users 9.1K May 15 18:54 LTLFireability.xml
-rw-r--r-- 1 mcc users 3.3K May 15 18:54 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 17K May 15 18:54 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 106 May 15 18:54 ReachabilityDeadlock.txt
-rw-r--r-- 1 mcc users 344 May 15 18:54 ReachabilityDeadlock.xml
-rw-r--r-- 1 mcc users 3.0K May 15 18:54 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 20K May 15 18:54 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K May 15 18:54 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K May 15 18:54 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 15 18:50 equiv_col
-rw-r--r-- 1 mcc users 4 May 15 18:50 instance
-rw-r--r-- 1 mcc users 6 May 15 18:50 iscolored
-rw-r--r-- 1 mcc users 148K May 15 18:50 model.pnml
=====================================================================
Generated by BenchKit 2-3637
Executing tool mcc4mcc-structural
Input is DLCround-PT-03a, examination is ReachabilityDeadlock
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r071-smll-152649743800006
=====================================================================


--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME DLCround-PT-03a-ReachabilityDeadlock-0

=== Now, execution of the tool begins

BK_START 1526645081799


BK_STOP 1526645290339

--------------------
content from stderr:

Prefix is 75f5f979.
Reading known information in /usr/share/mcc4mcc/75f5f979-known.json.
Reading learned information in /usr/share/mcc4mcc/75f5f979-learned.json.
Reading value translations in /usr/share/mcc4mcc/75f5f979-values.json.
Using directory /home/mcc/execution for input, as it contains a model.pnml file.
Using DLCround-PT-03a as instance name.
Using DLCround as model name.
Using algorithm or tool decision-tree.
Model characteristics are: {'Examination': 'ReachabilityDeadlock', 'Place/Transition': True, 'Colored': False, 'Relative-Time': 1, 'Relative-Memory': 1, 'Ordinary': True, 'Simple Free Choice': False, 'Extended Free Choice': False, 'State Machine': False, 'Marked Graph': False, 'Connected': True, 'Strongly Connected': False, 'Source Place': True, 'Sink Place': False, 'Source Transition': False, 'Sink Transition': False, 'Loop Free': None, 'Conservative': False, 'Sub-Conservative': False, 'Nested Units': True, 'Safe': True, 'Deadlock': None, 'Reversible': None, 'Quasi Live': None, 'Live': None}.
Known tools are: [{'Time': 2641, 'Memory': 2207.29, 'Tool': 'marcie'}, {'Time': 3116, 'Memory': 266.59, 'Tool': 'itstools'}, {'Time': 4593, 'Memory': 179.88, 'Tool': 'gspn'}, {'Time': 146024, 'Memory': 697.21, 'Tool': 'lola'}].
Learned tools are: [{'Tool': 'lola'}].
Learned tool lola is 55.29117758424839x far from the best tool marcie.
ReachabilityDeadlock lola DLCround-PT-03a...

----- Start make prepare stderr -----
Time: 3600 - MCC
----- Start make prepare stdout -----
===========================================================================================
DLCround-PT-03a: translating PT Petri net model.pnml into LoLA format
===========================================================================================
translating PT Petri net complete


checking for too many tokens
===========================================================================================
DLCround-PT-03a: translating PT formula ReachabilityDeadlock into LoLA format
===========================================================================================
translating formula complete
touch formulae;
----- Start make result stderr -----
----- Start make result stdout -----
ReachabilityDeadlock @ DLCround-PT-03a @ 3540 seconds
----- Start make result stderr -----
----- Start make result stdout -----
lola: NET
lola: reading net from model.pnml.lola
lola: finished parsing
lola: closed net file model.pnml.lola
lola: 730/65536 symbol table entries, 0 collisions
lola: preprocessing...
lola: finding significant places
lola: 113 places, 617 transitions, 61 significant places
lola: computing forward-conflicting sets
lola: computing back-conflicting sets
lola: 518 transition conflict sets
lola: TASK
lola: reading formula from DLCround-PT-03a-ReachabilityDeadlock.task
lola: E (F (DEADLOCK))
lola: E (F (DEADLOCK))
lola: checking reachability of deadlocks
lola: Planning: workflow for deadlock check: siphon||findpath||search) (--findpath=par,--siphontrap=par)
lola: STORE
lola: using a bit-perfect encoder (--encoder=bit)
lola: using 8 bytes per marking, with 3 unused bits
lola: using a prefix tree store (--store=prefix)
lola: SEARCH (state space)
lola: state space: using reachability graph (--search=depth)
lola: state space: using deadlock preserving stubborn set method with insertion algorithm(--stubborn=tarjan)
lola: SEARCH (findpath)
lola: findpath: using deadlock preserving stubborn set method with insertion algorithm (--stubborn=tarjan)
lola: RUNNING
lola: computing symmetries (--symmetry)
lola: time limit for symmetry computation of 300 seconds given (--symmtimelimit)
lola: findpath: starting randomized, memory-less exploration (--search=findpath)
lola: findpath: searching for paths with maximal depth 1000000 (--depthlimit)
lola: findpath: no retry limit given (--retrylimit)
lola: findpath: transitions are chosen randomly
lola: computed 22 generators (10 in search tree, 12 by composition)
lola: representing 9216 symmetries
lola: 0 dead branches visited in search tree
lola: STP: formula with 9266 variables and 37713 clauses shipped to Minisat
lola: stp: The siphon/trap property does not hold
lola: STP completed || 1 tries, 74703 fired transitions, 0 secs || 140157 markings, 1555672 edges, 28031 markings/sec, 0 secs
lola: STP completed || 1 tries, 155991 fired transitions, 5 secs || 290520 markings, 3252434 edges, 30073 markings/sec, 5 secs
lola: STP completed || 1 tries, 237611 fired transitions, 10 secs || 444569 markings, 4958443 edges, 30810 markings/sec, 10 secs
lola: STP completed || 1 tries, 318970 fired transitions, 15 secs || 594528 markings, 6654601 edges, 29992 markings/sec, 15 secs
lola: STP completed || 1 tries, 399827 fired transitions, 20 secs || 741909 markings, 8312751 edges, 29476 markings/sec, 20 secs
lola: STP completed || 1 tries, 481424 fired transitions, 25 secs || 894098 markings, 10033422 edges, 30438 markings/sec, 25 secs
lola: STP completed || 1 tries, 563029 fired transitions, 30 secs || 1045486 markings, 11745071 edges, 30278 markings/sec, 30 secs
lola: STP completed || 1 tries, 644743 fired transitions, 35 secs || 1201265 markings, 13486964 edges, 31156 markings/sec, 35 secs
lola: STP completed || 1 tries, 726608 fired transitions, 40 secs || 1355579 markings, 15218772 edges, 30863 markings/sec, 40 secs
lola: STP completed || 1 tries, 807950 fired transitions, 45 secs || 1510106 markings, 16959145 edges, 30905 markings/sec, 45 secs
lola: STP completed || 1 tries, 889875 fired transitions, 50 secs || 1665598 markings, 18720220 edges, 31098 markings/sec, 50 secs
lola: STP completed || 1 tries, 971264 fired transitions, 55 secs || 1819543 markings, 20490220 edges, 30789 markings/sec, 55 secs
lola: STP completed || 2 tries, 1052652 fired transitions, 60 secs || 1974194 markings, 22259373 edges, 30930 markings/sec, 60 secs
lola: STP completed || 2 tries, 1134055 fired transitions, 65 secs || 2131382 markings, 24050143 edges, 31438 markings/sec, 65 secs
lola: STP completed || 2 tries, 1215665 fired transitions, 70 secs || 2289848 markings, 25859947 edges, 31693 markings/sec, 70 secs
lola: STP completed || 2 tries, 1297768 fired transitions, 75 secs || 2444562 markings, 27662287 edges, 30943 markings/sec, 75 secs
lola: STP completed || 2 tries, 1379556 fired transitions, 80 secs || 2600899 markings, 29462412 edges, 31267 markings/sec, 80 secs
lola: STP completed || 2 tries, 1461043 fired transitions, 85 secs || 2754791 markings, 31273336 edges, 30778 markings/sec, 85 secs
lola: STP completed || 2 tries, 1542981 fired transitions, 90 secs || 2910804 markings, 33136828 edges, 31203 markings/sec, 90 secs
lola: STP completed || 2 tries, 1625007 fired transitions, 95 secs || 3071787 markings, 35036512 edges, 32197 markings/sec, 95 secs
lola: STP completed || 2 tries, 1706692 fired transitions, 100 secs || 3229190 markings, 37119208 edges, 31481 markings/sec, 100 secs
lola: STP completed || 2 tries, 1789247 fired transitions, 105 secs || 3321108 markings, 41319015 edges, 18384 markings/sec, 105 secs
lola: STP completed || 2 tries, 1871756 fired transitions, 110 secs || 3407123 markings, 45656968 edges, 17203 markings/sec, 110 secs
lola: STP completed || 2 tries, 1954290 fired transitions, 115 secs || 3488766 markings, 50042780 edges, 16329 markings/sec, 115 secs
lola: STP completed || 3 tries, 2037175 fired transitions, 120 secs || 3569682 markings, 54431262 edges, 16183 markings/sec, 120 secs
lola: STP completed || 3 tries, 2119953 fired transitions, 125 secs || 3651316 markings, 58771264 edges, 16327 markings/sec, 125 secs
lola: STP completed || 3 tries, 2202843 fired transitions, 130 secs || 3729219 markings, 63066064 edges, 15581 markings/sec, 130 secs
lola: STP completed || 3 tries, 2285747 fired transitions, 135 secs || 3803843 markings, 67369407 edges, 14925 markings/sec, 135 secs
lola: STP completed || 3 tries, 2367909 fired transitions, 140 secs || 3878231 markings, 71623240 edges, 14878 markings/sec, 140 secs
lola: STP completed || 3 tries, 2450616 fired transitions, 145 secs || 3952927 markings, 75928602 edges, 14939 markings/sec, 145 secs
lola: STP completed || 3 tries, 2533265 fired transitions, 150 secs || 4023309 markings, 80308220 edges, 14076 markings/sec, 150 secs
lola: STP completed || 3 tries, 2616354 fired transitions, 155 secs || 4091878 markings, 84847807 edges, 13714 markings/sec, 155 secs
lola: RESULT
lola: result: no
lola: produced by: state space
lola: The net does not have deadlocks.
lola: 4126465 markings, 87132673 edges
FORMULA DLCround-PT-03a-ReachabilityDeadlock-0 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT SAT_SMT STATE_COMPRESSION STUBBORN_SETS SYMMETRIES TOPOLOGICAL USE_NUPN
----- Kill lola and sara stdout -----
----- Kill lola and sara stderr -----
----- Finished stdout -----
----- Finished stderr -----

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCround-PT-03a"
export BK_EXAMINATION="ReachabilityDeadlock"
export BK_TOOL="mcc4mcc-structural"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

tar xzf /home/mcc/BenchKit/INPUTS/DLCround-PT-03a.tgz
mv DLCround-PT-03a execution
cd execution
pwd
ls -lh

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-3637"
echo " Executing tool mcc4mcc-structural"
echo " Input is DLCround-PT-03a, examination is ReachabilityDeadlock"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r071-smll-152649743800006"
echo "====================================================================="
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "ReachabilityDeadlock" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "ReachabilityDeadlock" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "ReachabilityDeadlock.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property ReachabilityDeadlock.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "ReachabilityDeadlock.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' ReachabilityDeadlock.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;