fond
Model Checking Contest 2018
8th edition, Bratislava, Slovakia, June 26, 2018
Execution of r069-smll-152649741900173
Last Updated
June 26, 2018

About the Execution of ITS-Tools.L for DLCshifumi-PT-3a

Execution Summary
Max Memory
Used (MB)
Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
15753.390 3600000.00 7216983.00 9380.80 TFFTFFFFTFTFFFTF normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Waiting for the VM to be ready (probing ssh)
................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
/home/mcc/execution
total 936K
-rw-r--r-- 1 mcc users 2.9K May 15 18:54 CTLCardinality.txt
-rw-r--r-- 1 mcc users 15K May 15 18:54 CTLCardinality.xml
-rw-r--r-- 1 mcc users 2.4K May 15 18:54 CTLFireability.txt
-rw-r--r-- 1 mcc users 16K May 15 18:54 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.0K May 15 18:50 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.0K May 15 18:50 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 2.5K May 15 18:54 LTLCardinality.txt
-rw-r--r-- 1 mcc users 13K May 15 18:54 LTLCardinality.xml
-rw-r--r-- 1 mcc users 1.8K May 15 18:54 LTLFireability.txt
-rw-r--r-- 1 mcc users 7.9K May 15 18:54 LTLFireability.xml
-rw-r--r-- 1 mcc users 3.0K May 15 18:54 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 14K May 15 18:54 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 107 May 15 18:54 ReachabilityDeadlock.txt
-rw-r--r-- 1 mcc users 345 May 15 18:54 ReachabilityDeadlock.xml
-rw-r--r-- 1 mcc users 2.7K May 15 18:54 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 17K May 15 18:54 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K May 15 18:54 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K May 15 18:54 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 15 18:50 equiv_col
-rw-r--r-- 1 mcc users 3 May 15 18:50 instance
-rw-r--r-- 1 mcc users 6 May 15 18:50 iscolored
-rw-r--r-- 1 mcc users 778K May 15 18:50 model.pnml
=====================================================================
Generated by BenchKit 2-3637
Executing tool itstoolsl
Input is DLCshifumi-PT-3a, examination is ReachabilityCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r069-smll-152649741900173
=====================================================================


--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME DLCshifumi-PT-3a-ReachabilityCardinality-00
FORMULA_NAME DLCshifumi-PT-3a-ReachabilityCardinality-01
FORMULA_NAME DLCshifumi-PT-3a-ReachabilityCardinality-02
FORMULA_NAME DLCshifumi-PT-3a-ReachabilityCardinality-03
FORMULA_NAME DLCshifumi-PT-3a-ReachabilityCardinality-04
FORMULA_NAME DLCshifumi-PT-3a-ReachabilityCardinality-05
FORMULA_NAME DLCshifumi-PT-3a-ReachabilityCardinality-06
FORMULA_NAME DLCshifumi-PT-3a-ReachabilityCardinality-07
FORMULA_NAME DLCshifumi-PT-3a-ReachabilityCardinality-08
FORMULA_NAME DLCshifumi-PT-3a-ReachabilityCardinality-09
FORMULA_NAME DLCshifumi-PT-3a-ReachabilityCardinality-10
FORMULA_NAME DLCshifumi-PT-3a-ReachabilityCardinality-11
FORMULA_NAME DLCshifumi-PT-3a-ReachabilityCardinality-12
FORMULA_NAME DLCshifumi-PT-3a-ReachabilityCardinality-13
FORMULA_NAME DLCshifumi-PT-3a-ReachabilityCardinality-14
FORMULA_NAME DLCshifumi-PT-3a-ReachabilityCardinality-15

=== Now, execution of the tool begins

BK_START 1527311509639

Using solver Z3 to compute partial order matrices.
Built C files in :
/home/mcc/execution
Invoking ITS tools like this :CommandLine [args=[/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.201805241334/bin/its-reach-linux64, --gc-threshold, 2000000, --quiet, -i, /home/mcc/execution/ReachabilityCardinality.pnml.gal, -t, CGAL, -reachable-file, ReachabilityCardinality.prop, --nowitness], workingDir=/home/mcc/execution]

its-reach command run as :

/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.201805241334/bin/its-reach-linux64 --gc-threshold 2000000 --quiet -i /home/mcc/execution/ReachabilityCardinality.pnml.gal -t CGAL -reachable-file ReachabilityCardinality.prop --nowitness
Loading property file ReachabilityCardinality.prop.
Read [invariant] property : DLCshifumi-PT-3a-ReachabilityCardinality-00 with value :((u30.p205==0)||(u159.p420==1))
Read [invariant] property : DLCshifumi-PT-3a-ReachabilityCardinality-01 with value :(!(((u4.p26>=1)&&((u106.p367==0)||(u86.p347==1)))||(!((u97.p358==0)||(u268.p529==1)))))
Read [reachable] property : DLCshifumi-PT-3a-ReachabilityCardinality-02 with value :(!((u29.p199==0)||(u134.p395==1)))
Read [invariant] property : DLCshifumi-PT-3a-ReachabilityCardinality-03 with value :(((u214.p475==0)||(u23.p161==1))||((u1.p4==0)||(u143.p404==1)))
Read [invariant] property : DLCshifumi-PT-3a-ReachabilityCardinality-04 with value :((u4.p22==0)||(u16.p107==1))
Read [reachable] property : DLCshifumi-PT-3a-ReachabilityCardinality-05 with value :(!((!(u7.p46>=2))||(((u24.p166==0)||(u23.p159==1))&&((u9.p60==0)||(u179.p440==1)))))
Read [reachable] property : DLCshifumi-PT-3a-ReachabilityCardinality-06 with value :(((u25.p173>=2)&&((u8.p54==0)||(u60.p321==1)))&&(u82.p343>=3))
Read [reachable] property : DLCshifumi-PT-3a-ReachabilityCardinality-07 with value :(u92.p353>=3)
Read [invariant] property : DLCshifumi-PT-3a-ReachabilityCardinality-08 with value :((u47.p308==0)||(u112.p373==1))
Read [invariant] property : DLCshifumi-PT-3a-ReachabilityCardinality-09 with value :(!(u2.p12>=1))
Read [invariant] property : DLCshifumi-PT-3a-ReachabilityCardinality-10 with value :((u176.p437==0)||(u67.p328==1))
Read [reachable] property : DLCshifumi-PT-3a-ReachabilityCardinality-11 with value :((u157.p418>=3)&&((u41.p292==0)||(u251.p512==1)))
Read [invariant] property : DLCshifumi-PT-3a-ReachabilityCardinality-12 with value :(((u21.p145==0)||(u22.p154==1))||(u38.p264>=2))
Read [reachable] property : DLCshifumi-PT-3a-ReachabilityCardinality-13 with value :(!((!(u13.p89>=3))||(!((u41.p287==0)||(u6.p36==1)))))
Read [invariant] property : DLCshifumi-PT-3a-ReachabilityCardinality-14 with value :((((u166.p427>=2)&&((u240.p501==0)||(u37.p256==1)))||(!(u23.p159>=2)))&&((!(u267.p528>=2))||((u30.p206>=1)||(u2.p14>=1))))
Read [reachable] property : DLCshifumi-PT-3a-ReachabilityCardinality-15 with value :((((u133.p394>=2)&&((u41.p291==0)||(u159.p420==1)))||(((u116.p377==0)||(u16.p107==1))&&((u85.p346==0)||(u40.p276==1))))&&(u33.p229>=3))
built 481 ordering constraints for composite.
Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCshifumi\_PT\_3a\_flat\_flat\_flat\_flat\_mod,9.09544e+35,2.59188,29216,572,21,14741,1252,3203,13854,68,1319,0
Total reachable state count : 909543680129861140661984462869889024

Verifying 16 reachability properties.
Invariant property DLCshifumi-PT-3a-ReachabilityCardinality-00 is true.
FORMULA DLCshifumi-PT-3a-ReachabilityCardinality-00 TRUE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING USE_NUPN

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCshifumi-PT-3a-ReachabilityCardinality-00,0,2.59871,29248,1,0,14741,1252,3209,13854,73,1319,14
Invariant property DLCshifumi-PT-3a-ReachabilityCardinality-01 does not hold.
FORMULA DLCshifumi-PT-3a-ReachabilityCardinality-01 FALSE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING USE_NUPN

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCshifumi-PT-3a-ReachabilityCardinality-01,1.29935e+35,2.60199,29344,289,22,14741,1252,3222,13854,76,1319,480
Reachability property DLCshifumi-PT-3a-ReachabilityCardinality-02 does not hold.
FORMULA DLCshifumi-PT-3a-ReachabilityCardinality-02 FALSE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING USE_NUPN
No reachable states exhibit your property : DLCshifumi-PT-3a-ReachabilityCardinality-02

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCshifumi-PT-3a-ReachabilityCardinality-02,0,2.60291,29344,1,0,14741,1252,3227,13854,78,1319,550
Invariant property DLCshifumi-PT-3a-ReachabilityCardinality-03 is true.
FORMULA DLCshifumi-PT-3a-ReachabilityCardinality-03 TRUE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING USE_NUPN

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCshifumi-PT-3a-ReachabilityCardinality-03,0,2.605,29344,1,0,14741,1252,3239,13854,82,1319,970
Invariant property DLCshifumi-PT-3a-ReachabilityCardinality-04 does not hold.
FORMULA DLCshifumi-PT-3a-ReachabilityCardinality-04 FALSE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING USE_NUPN

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCshifumi-PT-3a-ReachabilityCardinality-04,1.11373e+35,2.6069,29344,290,31,14741,1252,3244,13854,84,1319,1080
Reachability property DLCshifumi-PT-3a-ReachabilityCardinality-05 does not hold.
FORMULA DLCshifumi-PT-3a-ReachabilityCardinality-05 FALSE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING USE_NUPN
No reachable states exhibit your property : DLCshifumi-PT-3a-ReachabilityCardinality-05

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCshifumi-PT-3a-ReachabilityCardinality-05,0,2.64012,29344,1,0,14741,1252,3260,13854,90,1319,1754
Reachability property DLCshifumi-PT-3a-ReachabilityCardinality-06 does not hold.
FORMULA DLCshifumi-PT-3a-ReachabilityCardinality-06 FALSE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING USE_NUPN
No reachable states exhibit your property : DLCshifumi-PT-3a-ReachabilityCardinality-06

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCshifumi-PT-3a-ReachabilityCardinality-06,0,2.64127,29344,1,0,14741,1252,3271,13854,92,1319,1754
Reachability property DLCshifumi-PT-3a-ReachabilityCardinality-07 does not hold.
FORMULA DLCshifumi-PT-3a-ReachabilityCardinality-07 FALSE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING USE_NUPN
No reachable states exhibit your property : DLCshifumi-PT-3a-ReachabilityCardinality-07

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCshifumi-PT-3a-ReachabilityCardinality-07,0,2.64244,29344,1,0,14741,1252,3272,13854,92,1319,1754
Invariant property DLCshifumi-PT-3a-ReachabilityCardinality-08 is true.
FORMULA DLCshifumi-PT-3a-ReachabilityCardinality-08 TRUE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING USE_NUPN

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCshifumi-PT-3a-ReachabilityCardinality-08,0,2.64338,29344,1,0,14741,1252,3276,13854,92,1319,1942
Invariant property DLCshifumi-PT-3a-ReachabilityCardinality-09 does not hold.
FORMULA DLCshifumi-PT-3a-ReachabilityCardinality-09 FALSE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING USE_NUPN

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCshifumi-PT-3a-ReachabilityCardinality-09,1.29935e+35,2.64439,29344,289,22,14741,1252,3279,13854,93,1319,1942
Invariant property DLCshifumi-PT-3a-ReachabilityCardinality-10 is true.
FORMULA DLCshifumi-PT-3a-ReachabilityCardinality-10 TRUE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING USE_NUPN

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCshifumi-PT-3a-ReachabilityCardinality-10,0,2.64531,29344,1,0,14741,1252,3283,13854,93,1319,2230
Reachability property DLCshifumi-PT-3a-ReachabilityCardinality-11 does not hold.
FORMULA DLCshifumi-PT-3a-ReachabilityCardinality-11 FALSE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING USE_NUPN
No reachable states exhibit your property : DLCshifumi-PT-3a-ReachabilityCardinality-11

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCshifumi-PT-3a-ReachabilityCardinality-11,0,2.64673,29344,1,0,14741,1252,3289,13854,93,1319,2488
Invariant property DLCshifumi-PT-3a-ReachabilityCardinality-12 does not hold.
FORMULA DLCshifumi-PT-3a-ReachabilityCardinality-12 FALSE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING USE_NUPN

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCshifumi-PT-3a-ReachabilityCardinality-12,1.11373e+35,2.6484,29344,290,25,14741,1252,3295,13854,93,1319,2654
Reachability property DLCshifumi-PT-3a-ReachabilityCardinality-13 does not hold.
FORMULA DLCshifumi-PT-3a-ReachabilityCardinality-13 FALSE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING USE_NUPN
No reachable states exhibit your property : DLCshifumi-PT-3a-ReachabilityCardinality-13

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCshifumi-PT-3a-ReachabilityCardinality-13,0,2.66126,29344,1,0,14741,1252,3305,13854,95,1319,2992
Invariant property DLCshifumi-PT-3a-ReachabilityCardinality-14 is true.
FORMULA DLCshifumi-PT-3a-ReachabilityCardinality-14 TRUE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING USE_NUPN

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCshifumi-PT-3a-ReachabilityCardinality-14,0,2.66687,29344,1,0,14741,1252,3327,13854,100,1319,4122
Reachability property DLCshifumi-PT-3a-ReachabilityCardinality-15 does not hold.
FORMULA DLCshifumi-PT-3a-ReachabilityCardinality-15 FALSE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING USE_NUPN
No reachable states exhibit your property : DLCshifumi-PT-3a-ReachabilityCardinality-15

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCshifumi-PT-3a-ReachabilityCardinality-15,0,2.66843,29344,1,0,14741,1252,3344,13854,101,1319,4122
ITS tools runner thread asked to quit. Dying gracefully.

BK_TIME_CONFINEMENT_REACHED

--------------------
content from stderr:

+ export BINDIR=/home/mcc/BenchKit/
+ BINDIR=/home/mcc/BenchKit/
++ pwd
+ export MODEL=/home/mcc/execution
+ MODEL=/home/mcc/execution
+ /home/mcc/BenchKit//runeclipse.sh /home/mcc/execution ReachabilityCardinality -its -ltsminpath /home/mcc/BenchKit//lts_install_dir/ -louvain -smt
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ /home/mcc/BenchKit//itstools/its-tools -consoleLog -data /home/mcc/execution/workspace -pnfolder /home/mcc/execution -examination ReachabilityCardinality -z3path /home/mcc/BenchKit//z3/bin/z3 -yices2path /home/mcc/BenchKit//yices/bin/yices -its -ltsminpath /home/mcc/BenchKit//lts_install_dir/ -louvain -smt -vmargs -Dosgi.locking=none -Declipse.stateSaveDelayInterval=-1 -Dosgi.configuration.area=/tmp/.eclipse -Xss8m -Xms40m -Xmx8192m -Dfile.encoding=UTF-8 -Dosgi.requiredJavaVersion=1.6
May 26, 2018 5:11:51 AM fr.lip6.move.gal.application.Application start
INFO: Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, ReachabilityCardinality, -z3path, /home/mcc/BenchKit//z3/bin/z3, -yices2path, /home/mcc/BenchKit//yices/bin/yices, -its, -ltsminpath, /home/mcc/BenchKit//lts_install_dir/, -louvain, -smt]
May 26, 2018 5:11:51 AM fr.lip6.move.gal.application.MccTranslator transformPNML
INFO: Parsing pnml file : /home/mcc/execution/model.pnml
May 26, 2018 5:11:51 AM fr.lip6.move.gal.nupn.PTNetReader loadFromXML
INFO: Load time of PNML (sax parser for PT used): 280 ms
May 26, 2018 5:11:51 AM fr.lip6.move.gal.pnml.togal.PTGALTransformer handlePage
INFO: Transformed 544 places.
May 26, 2018 5:11:52 AM fr.lip6.move.gal.pnml.togal.PTGALTransformer handlePage
INFO: Transformed 3097 transitions.
May 26, 2018 5:11:52 AM fr.lip6.move.gal.pnml.togal.PnmlToGalTransformer transform
INFO: Found NUPN structural information;
May 26, 2018 5:11:52 AM fr.lip6.move.serialization.SerializationUtil systemToFile
INFO: Time to serialize gal into /home/mcc/execution/model.pnml.img.gal : 71 ms
May 26, 2018 5:11:53 AM fr.lip6.move.gal.instantiate.GALRewriter flatten
INFO: Flatten gal took : 735 ms
May 26, 2018 5:11:53 AM fr.lip6.move.gal.application.MccTranslator applyOrder
INFO: Applying decomposition
May 26, 2018 5:11:53 AM fr.lip6.move.gal.instantiate.GALRewriter flatten
INFO: Flatten gal took : 398 ms
May 26, 2018 5:11:53 AM fr.lip6.move.gal.instantiate.GALRewriter flatten
INFO: Flatten gal took : 553 ms
May 26, 2018 5:11:53 AM fr.lip6.move.gal.instantiate.GALRewriter flatten
INFO: Flatten gal took : 283 ms
May 26, 2018 5:11:53 AM fr.lip6.move.gal.instantiate.CompositeBuilder decomposeWithOrder
INFO: Decomposing Gal with order
May 26, 2018 5:11:54 AM fr.lip6.move.gal.instantiate.GALRewriter flatten
INFO: Flatten gal took : 380 ms
May 26, 2018 5:11:54 AM fr.lip6.move.gal.instantiate.CompositeBuilder rewriteArraysToAllowPartition
INFO: Rewriting arrays to variables to allow decomposition.
May 26, 2018 5:11:55 AM fr.lip6.move.gal.instantiate.Instantiator fuseIsomorphicEffects
INFO: Removed a total of 4560 redundant transitions.
May 26, 2018 5:11:55 AM fr.lip6.move.serialization.SerializationUtil systemToFile
INFO: Time to serialize gal into /home/mcc/execution/ReachabilityCardinality.pnml.gal : 46 ms
May 26, 2018 5:11:55 AM fr.lip6.move.serialization.SerializationUtil serializePropertiesForITSTools
INFO: Time to serialize properties into /home/mcc/execution/ReachabilityCardinality.prop : 1 ms

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCshifumi-PT-3a"
export BK_EXAMINATION="ReachabilityCardinality"
export BK_TOOL="itstoolsl"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

tar xzf /home/mcc/BenchKit/INPUTS/DLCshifumi-PT-3a.tgz
mv DLCshifumi-PT-3a execution
cd execution
pwd
ls -lh

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-3637"
echo " Executing tool itstoolsl"
echo " Input is DLCshifumi-PT-3a, examination is ReachabilityCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r069-smll-152649741900173"
echo "====================================================================="
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "ReachabilityCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "ReachabilityCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "ReachabilityCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property ReachabilityCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "ReachabilityCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' ReachabilityCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;