fond
Model Checking Contest 2018
8th edition, Bratislava, Slovakia, June 26, 2018
Execution of r056-smll-152646383800188
Last Updated
June 26, 2018

About the Execution of ITS-Tools for DES-PT-02a

Execution Summary
Max Memory
Used (MB)
Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
15753.480 10033.00 20405.00 538.20 T normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Waiting for the VM to be ready (probing ssh)
......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
/home/mcc/execution
total 200K
-rw-r--r-- 1 mcc users 3.3K May 15 18:54 CTLCardinality.txt
-rw-r--r-- 1 mcc users 19K May 15 18:54 CTLCardinality.xml
-rw-r--r-- 1 mcc users 2.5K May 15 18:54 CTLFireability.txt
-rw-r--r-- 1 mcc users 19K May 15 18:54 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.0K May 15 18:50 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.1K May 15 18:50 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 2.2K May 15 18:54 LTLCardinality.txt
-rw-r--r-- 1 mcc users 9.9K May 15 18:54 LTLCardinality.xml
-rw-r--r-- 1 mcc users 1.7K May 15 18:54 LTLFireability.txt
-rw-r--r-- 1 mcc users 8.0K May 15 18:54 LTLFireability.xml
-rw-r--r-- 1 mcc users 3.6K May 15 18:54 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 20K May 15 18:54 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 101 May 15 18:54 ReachabilityDeadlock.txt
-rw-r--r-- 1 mcc users 339 May 15 18:54 ReachabilityDeadlock.xml
-rw-r--r-- 1 mcc users 2.7K May 15 18:54 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 18K May 15 18:54 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.5K May 15 18:54 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.5K May 15 18:54 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 15 18:50 equiv_col
-rw-r--r-- 1 mcc users 4 May 15 18:50 instance
-rw-r--r-- 1 mcc users 6 May 15 18:50 iscolored
-rw-r--r-- 1 mcc users 33K May 15 18:50 model.pnml
=====================================================================
Generated by BenchKit 2-3637
Executing tool itstools
Input is DES-PT-02a, examination is ReachabilityDeadlock
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r056-smll-152646383800188
=====================================================================


--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME DES-PT-02a-ReachabilityDeadlock-0

=== Now, execution of the tool begins

BK_START 1526578570987

Flatten gal took : 91 ms
Constant places removed 1 places and 1 transitions.
Reduce isomorphic transitions removed 14 transitions.
Iterating post reduction 0 with 15 rules applied. Total rules applied 15 place count 122 transition count 65
Constant places removed 1 places and 0 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 16 place count 121 transition count 65
Symmetric choice reduction at 2 with 1 rule applications. Total rules 17 place count 121 transition count 65
Constant places removed 1 places and 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 18 place count 120 transition count 64
Applied a total of 18 rules in 30 ms. Remains 120 /123 variables (removed 3) and now considering 64/80 (removed 16) transitions.
// Phase 1: matrix 64 rows 120 cols
Using solver Z3 to compute partial order matrices.
Built C files in :
/home/mcc/execution
Invoking ITS tools like this :CommandLine [args=[/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.201805151631/bin/its-ctl-linux64, --gc-threshold, 2000000, --quiet, -i, /home/mcc/execution/ReachabilityDeadlock.pnml.gal, -t, CGAL, -ctl, DEADLOCK], workingDir=/home/mcc/execution]

its-ctl command run as :

/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.201805151631/bin/its-ctl-linux64 --gc-threshold 2000000 --quiet -i /home/mcc/execution/ReachabilityDeadlock.pnml.gal -t CGAL -ctl DEADLOCK
No direction supplied, using forward translation only.
Presburger conditions satisfied. Using coverability to approximate state space in K-Induction.
// Phase 1: matrix 64 rows 120 cols
invariant :p76 + p77 = 1
invariant :p80 + p81 + p98 + p99 = 1
invariant :-1'p109 + -1'p110 + p111 + p112 = 0
invariant :-2'p1 + -1'p2 + 2'p3 + p4 + p16 + p19 + p43 + p47 + -1'p104 + -1'p113 + -1'p120 + p121 + p122 = 0
invariant :p42 + p43 = 1
invariant :4'p1 + 2'p2 + -4'p3 + -2'p4 + -1'p41 + -1'p43 + -1'p47 + -1'p103 + -1'p105 + -1'p106 + p108 + -1'p109 + -1'p110 + p112 + p113 + p117 + p120 + -2'p121 + -1'p122 = 1
invariant :p59 + -1'p63 + p75 + -1'p79 + -1'p91 + p95 = 0
invariant :p50 + p63 + -1'p67 + p79 + p83 + -1'p95 = 1
invariant :p53 + -1'p63 + p69 + -1'p79 + -1'p85 + p95 = 0
invariant :p119 + p120 + -1'p121 + -1'p122 = 0
invariant :p100 + p101 = 1
invariant :p113 + p114 + p115 + p117 = 1
invariant :2'p1 + p2 + -2'p3 + -1'p4 + -1'p41 + p44 + -1'p63 + -1'p79 + p95 + p98 + -1'p101 + -1'p103 + -1'p105 + -1'p109 + p120 + -1'p121 + -1'p122 = 2
invariant :p13 + p14 + p15 = 1
invariant :p90 + p91 + p98 + p99 = 1
invariant :p40 + p41 = 1
invariant :p57 + -1'p63 + p73 + -1'p79 + -1'p89 + p95 = 0
invariant :p86 + p87 + p98 + p99 = 1
invariant :p78 + p79 = 1
invariant :p82 + p83 + p98 + p99 = 1
invariant :-4'p1 + -2'p2 + 4'p3 + 2'p4 + p41 + p43 + p47 + p103 + p107 + p109 + p110 + -1'p112 + -1'p113 + -1'p117 + -1'p120 + 2'p121 + p122 = -1
invariant :-4'p1 + -2'p2 + 2'p3 + p4 + 2'p7 + p8 + p15 + p19 + p21 + p29 + p30 + -1'p37 + p41 + p43 + p47 + -1'p97 + p99 + p101 + p103 + p105 + p109 + -1'p113 + -1'p120 + p121 + p122 = 1
invariant :p52 + p63 + -1'p69 + p79 + p85 + -1'p95 = 1
invariant :p72 + p73 = 1
invariant :p58 + p63 + -1'p75 + p79 + p91 + -1'p95 = 1
invariant :2'p1 + p2 + -2'p3 + -1'p4 + p17 + -1'p19 + -1'p43 + -1'p47 + p104 + p113 + p120 + -1'p121 + -1'p122 = 1
invariant :p94 + p95 + p98 + p99 = 1
invariant :p49 + -1'p63 + p65 + -1'p79 + -1'p81 + p95 = 0
invariant :p38 + p39 = 1
invariant :p64 + p65 = 1
invariant :p18 + p19 = 1
invariant :p11 + p12 = 1
invariant :p66 + p67 = 1
invariant :p36 + p37 = 1
invariant :p118 + p121 + p122 = 1
invariant :p68 + p69 = 1
invariant :4'p1 + 2'p2 + -2'p3 + -1'p4 + -2'p7 + -1'p8 + -1'p15 + -1'p19 + p22 + -1'p29 + -1'p30 + p37 + -1'p41 + -1'p43 + -1'p47 + p97 + -1'p99 + -1'p101 + -1'p103 + -1'p105 + -1'p109 + p113 + p120 + -1'p121 + -1'p122 = 0
invariant :p34 + p35 = 1
invariant :p54 + p63 + -1'p71 + p79 + p87 + -1'p95 = 1
invariant :p56 + p63 + -1'p73 + p79 + p89 + -1'p95 = 1
invariant :p70 + p71 = 1
invariant :p48 + p63 + -1'p65 + p79 + p81 + -1'p95 = 1
invariant :-2'p1 + -1'p2 + 2'p3 + p4 + p41 + p45 + p63 + p79 + -1'p95 + -1'p98 + p101 + p103 + p105 + p109 + -1'p120 + p121 + p122 = -1
invariant :p55 + -1'p63 + p71 + -1'p79 + -1'p87 + p95 = 0
invariant :p102 + p103 + p104 + p105 + p106 + p109 + p110 = 1
invariant :p9 + p10 = 1
invariant :p96 + p97 + -1'p98 + -1'p99 = 0
invariant :p62 + p63 = 1
invariant :p51 + -1'p63 + p67 + -1'p79 + -1'p83 + p95 = 0
invariant :p61 + -1'p63 + p77 + -1'p79 + -1'p93 + p95 = 0
invariant :p46 + p47 = 1
invariant :p74 + p75 = 1
invariant :p88 + p89 + p98 + p99 = 1
invariant :p84 + p85 + p98 + p99 = 1
invariant :p92 + p93 + p98 + p99 = 1
invariant :p60 + p63 + -1'p77 + p79 + p93 + -1'p95 = 1
Running compilation step : CommandLine [args=[gcc, -c, -I/home/mcc/BenchKit//lts_install_dir//include, -I., -std=c99, -fPIC, -O3, model.c], workingDir=/home/mcc/execution]
Compilation finished in 2052 ms.
Running link step : CommandLine [args=[gcc, -shared, -o, gal.so, model.o], workingDir=/home/mcc/execution]
Link finished in 40 ms.
Running LTSmin : CommandLine [args=[/home/mcc/BenchKit//lts_install_dir//bin/pins2lts-mc, ./gal.so, --threads=1, -p, --pins-guards, --when, -d], workingDir=/home/mcc/execution]
LTSmin run took 78 ms.
FORMULA DES-PT-02a-ReachabilityDeadlock-0 TRUE TECHNIQUES PARTIAL_ORDER EXPLICIT LTSMIN SAT_SMT
ITS tools runner thread asked to quit. Dying gracefully.

BK_STOP 1526578581020

--------------------
content from stderr:

+ export BINDIR=/home/mcc/BenchKit/
+ BINDIR=/home/mcc/BenchKit/
++ pwd
+ export MODEL=/home/mcc/execution
+ MODEL=/home/mcc/execution
+ /home/mcc/BenchKit//runeclipse.sh /home/mcc/execution ReachabilityDeadlock -its -ltsminpath /home/mcc/BenchKit//lts_install_dir/ -smt
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ /home/mcc/BenchKit//itstools/its-tools -consoleLog -data /home/mcc/execution/workspace -pnfolder /home/mcc/execution -examination ReachabilityDeadlock -z3path /home/mcc/BenchKit//z3/bin/z3 -yices2path /home/mcc/BenchKit//yices/bin/yices -its -ltsminpath /home/mcc/BenchKit//lts_install_dir/ -smt -vmargs -Dosgi.locking=none -Declipse.stateSaveDelayInterval=-1 -Dosgi.configuration.area=/tmp/.eclipse -Xss8m -Xms40m -Xmx8192m -Dfile.encoding=UTF-8 -Dosgi.requiredJavaVersion=1.6
May 17, 2018 5:36:13 PM fr.lip6.move.gal.application.Application start
INFO: Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, ReachabilityDeadlock, -z3path, /home/mcc/BenchKit//z3/bin/z3, -yices2path, /home/mcc/BenchKit//yices/bin/yices, -its, -ltsminpath, /home/mcc/BenchKit//lts_install_dir/, -smt]
May 17, 2018 5:36:13 PM fr.lip6.move.gal.application.MccTranslator transformPNML
INFO: Parsing pnml file : /home/mcc/execution/model.pnml
May 17, 2018 5:36:14 PM fr.lip6.move.gal.nupn.PTNetReader loadFromXML
INFO: Load time of PNML (sax parser for PT used): 69 ms
May 17, 2018 5:36:14 PM fr.lip6.move.gal.pnml.togal.PTGALTransformer handlePage
INFO: Transformed 123 places.
May 17, 2018 5:36:14 PM fr.lip6.move.gal.pnml.togal.PTGALTransformer handlePage
INFO: Transformed 80 transitions.
May 17, 2018 5:36:14 PM fr.lip6.move.gal.pnml.togal.PnmlToGalTransformer transform
INFO: Found NUPN structural information;
May 17, 2018 5:36:14 PM fr.lip6.move.serialization.SerializationUtil systemToFile
INFO: Time to serialize gal into /home/mcc/execution/model.pnml.img.gal : 13 ms
May 17, 2018 5:36:14 PM fr.lip6.move.gal.instantiate.GALRewriter flatten
INFO: Flatten gal took : 86 ms
May 17, 2018 5:36:14 PM fr.lip6.move.serialization.SerializationUtil systemToFile
INFO: Time to serialize gal into /home/mcc/execution/model.pnml.simple.gal : 5 ms
May 17, 2018 5:36:14 PM fr.lip6.move.gal.semantics.DeterministicNextBuilder getDeterministicNext
INFO: Input system was already deterministic with 80 transitions.
May 17, 2018 5:36:14 PM fr.lip6.move.serialization.SerializationUtil systemToFile
INFO: Time to serialize gal into /home/mcc/execution/ReachabilityDeadlock.pnml.gal : 3 ms
May 17, 2018 5:36:14 PM fr.lip6.move.gal.semantics.DeterministicNextBuilder getDeterministicNext
INFO: Input system was already deterministic with 64 transitions.
May 17, 2018 5:36:15 PM fr.lip6.move.gal.gal2smt.bmc.KInductionSolver computeAndDeclareInvariants
INFO: Computed 56 place invariants in 57 ms
May 17, 2018 5:36:15 PM fr.lip6.move.gal.gal2smt.bmc.KInductionSolver init
INFO: Proved 120 variables to be positive in 347 ms
May 17, 2018 5:36:15 PM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver computeAblingMatrix
INFO: Computing symmetric may disable matrix : 64 transitions.
May 17, 2018 5:36:15 PM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver printStats
INFO: Computation of disable matrix completed :0/64 took 0 ms. Total solver calls (SAT/UNSAT): 0(0/0)
May 17, 2018 5:36:15 PM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver printStats
INFO: Computation of Complete disable matrix. took 6 ms. Total solver calls (SAT/UNSAT): 0(0/0)
May 17, 2018 5:36:15 PM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver computeAblingMatrix
INFO: Computing symmetric may enable matrix : 64 transitions.
May 17, 2018 5:36:15 PM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver printStats
INFO: Computation of Complete enable matrix. took 6 ms. Total solver calls (SAT/UNSAT): 0(0/0)
May 17, 2018 5:36:15 PM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver computeCoEnablingMatrix
INFO: Computing symmetric co enabling matrix : 64 transitions.
May 17, 2018 5:36:17 PM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver printStats
INFO: Computation of Finished co-enabling matrix. took 1738 ms. Total solver calls (SAT/UNSAT): 480(342/138)
May 17, 2018 5:36:17 PM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver computeDoNotAccord
INFO: Computing Do-Not-Accords matrix : 64 transitions.
May 17, 2018 5:36:17 PM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver printStats
INFO: Computation of Completed DNA matrix. took 458 ms. Total solver calls (SAT/UNSAT): 31(0/31)
May 17, 2018 5:36:17 PM fr.lip6.move.gal.gal2pins.Gal2PinsTransformerNext transform
INFO: Built C files in 2788ms conformant to PINS in folder :/home/mcc/execution

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DES-PT-02a"
export BK_EXAMINATION="ReachabilityDeadlock"
export BK_TOOL="itstools"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

tar xzf /home/mcc/BenchKit/INPUTS/DES-PT-02a.tgz
mv DES-PT-02a execution
cd execution
pwd
ls -lh

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-3637"
echo " Executing tool itstools"
echo " Input is DES-PT-02a, examination is ReachabilityDeadlock"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r056-smll-152646383800188"
echo "====================================================================="
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "ReachabilityDeadlock" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "ReachabilityDeadlock" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "ReachabilityDeadlock.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property ReachabilityDeadlock.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "ReachabilityDeadlock.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' ReachabilityDeadlock.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;