fond
Model Checking Contest 2018
8th edition, Bratislava, Slovakia, June 26, 2018
Execution of r045-smll-152646361500028
Last Updated
June 26, 2018

About the Execution of ITS-Tools.L for CircularTrains-PT-096

Execution Summary
Max Memory
Used (MB)
Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
15774.500 32253.00 117894.00 398.30 TTTTFFTFTFFTTTTT normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Waiting for the VM to be ready (probing ssh)
......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
/home/mcc/execution
total 248K
-rw-r--r-- 1 mcc users 3.7K May 15 18:54 CTLCardinality.txt
-rw-r--r-- 1 mcc users 20K May 15 18:54 CTLCardinality.xml
-rw-r--r-- 1 mcc users 2.5K May 15 18:54 CTLFireability.txt
-rw-r--r-- 1 mcc users 15K May 15 18:54 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.0K May 15 18:49 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.0K May 15 18:49 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 2.7K May 15 18:54 LTLCardinality.txt
-rw-r--r-- 1 mcc users 13K May 15 18:54 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K May 15 18:54 LTLFireability.txt
-rw-r--r-- 1 mcc users 12K May 15 18:54 LTLFireability.xml
-rw-r--r-- 1 mcc users 4.0K May 15 18:54 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 21K May 15 18:54 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 112 May 15 18:54 ReachabilityDeadlock.txt
-rw-r--r-- 1 mcc users 350 May 15 18:54 ReachabilityDeadlock.xml
-rw-r--r-- 1 mcc users 3.2K May 15 18:54 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 18K May 15 18:54 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K May 15 18:54 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K May 15 18:54 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 15 18:49 equiv_col
-rw-r--r-- 1 mcc users 4 May 15 18:49 instance
-rw-r--r-- 1 mcc users 6 May 15 18:49 iscolored
-rw-r--r-- 1 mcc users 73K May 15 18:49 model.pnml
=====================================================================
Generated by BenchKit 2-3637
Executing tool itstoolsl
Input is CircularTrains-PT-096, examination is ReachabilityFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r045-smll-152646361500028
=====================================================================


--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME CircularTrains-PT-096-ReachabilityFireability-00
FORMULA_NAME CircularTrains-PT-096-ReachabilityFireability-01
FORMULA_NAME CircularTrains-PT-096-ReachabilityFireability-02
FORMULA_NAME CircularTrains-PT-096-ReachabilityFireability-03
FORMULA_NAME CircularTrains-PT-096-ReachabilityFireability-04
FORMULA_NAME CircularTrains-PT-096-ReachabilityFireability-05
FORMULA_NAME CircularTrains-PT-096-ReachabilityFireability-06
FORMULA_NAME CircularTrains-PT-096-ReachabilityFireability-07
FORMULA_NAME CircularTrains-PT-096-ReachabilityFireability-08
FORMULA_NAME CircularTrains-PT-096-ReachabilityFireability-09
FORMULA_NAME CircularTrains-PT-096-ReachabilityFireability-10
FORMULA_NAME CircularTrains-PT-096-ReachabilityFireability-11
FORMULA_NAME CircularTrains-PT-096-ReachabilityFireability-12
FORMULA_NAME CircularTrains-PT-096-ReachabilityFireability-13
FORMULA_NAME CircularTrains-PT-096-ReachabilityFireability-14
FORMULA_NAME CircularTrains-PT-096-ReachabilityFireability-15

=== Now, execution of the tool begins

BK_START 1527198203235

Using solver Z3 to compute partial order matrices.
Built C files in :
/home/mcc/execution
Converted graph to binary with : CommandLine [args=[/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.louvain.binaries_1.0.0.201805241334/bin/convert-linux64, -i, /tmp/graph6196279751269163178.txt, -o, /tmp/graph6196279751269163178.bin, -w, /tmp/graph6196279751269163178.weights], workingDir=null]
Built communities with : CommandLine [args=[/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.louvain.binaries_1.0.0.201805241334/bin/louvain-linux64, /tmp/graph6196279751269163178.bin, -l, -1, -v, -w, /tmp/graph6196279751269163178.weights, -q, 0, -e, 0.001], workingDir=null]
Presburger conditions satisfied. Using coverability to approximate state space in K-Induction.
// Phase 1: matrix 96 rows 192 cols
FORMULA CircularTrains-PT-096-ReachabilityFireability-04 FALSE TECHNIQUES SAT_SMT TAUTOLOGY
Invoking ITS tools like this :CommandLine [args=[/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.201805241334/bin/its-reach-linux64, --gc-threshold, 2000000, --quiet, -i, /home/mcc/execution/ReachabilityFireability.pnml.gal, -t, CGAL, -reachable-file, ReachabilityFireability.prop, --nowitness], workingDir=/home/mcc/execution]

its-reach command run as :

/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.201805241334/bin/its-reach-linux64 --gc-threshold 2000000 --quiet -i /home/mcc/execution/ReachabilityFireability.pnml.gal -t CGAL -reachable-file ReachabilityFireability.prop --nowitness
invariant :Section_51 + -1'Section_49 + -1'F49 + F50 = 1
invariant :Section_18 + Section_17 + F17 = 2
invariant :F2 + -1'F1 + Section_3 + -1'Section_1 = 1
invariant :Section_54 + Section_53 + F53 = 2
invariant :Section_67 + F66 + -1'F65 + -1'Section_65 = -1
invariant :F59 + Section_60 + Section_59 = 2
invariant :Section_85 + F84 + Section_84 = 1
invariant :Section_81 + F80 + Section_80 = 2
invariant :F58 + Section_58 + Section_59 = 1
invariant :Section_28 + -1'Section_26 + F27 + -1'F26 = -1
invariant :Section_94 + F93 + -1'Section_92 + -1'F92 = -1
invariant :Section_89 + F88 + Section_88 = 1
invariant :F74 + -1'Section_76 + -1'F75 + Section_74 = 1
invariant :F46 + Section_47 + Section_46 = 1
invariant :F42 + -1'F43 + F40 + Section_40 + -1'Section_44 + -1'F41 = -1
invariant :F16 + -1'Section_15 + Section_17 + -1'F15 = 0
invariant :F37 + F39 + Section_40 + -1'F36 + Section_35 + -1'F38 + F35 = 1
invariant :Section_73 + Section_72 + F72 = 1
invariant :Section_82 + F81 + -1'F80 + -1'Section_80 = -1
invariant :F62 + Section_63 + Section_62 = 2
invariant :Section_14 + F13 + Section_13 = 1
invariant :Section_21 + Section_20 + F20 = 2
invariant :F33 + -1'F34 + Section_33 + -1'Section_35 = 0
invariant :Section_71 + Section_72 + F71 = 2
invariant :F23 + Section_24 + -1'F22 + -1'Section_22 = 1
invariant :F44 + Section_45 + Section_44 = 2
invariant :F89 + Section_90 + -1'F88 + -1'Section_88 = 1
invariant :F85 + -1'F84 + -1'Section_84 + Section_86 = 0
invariant :Section_37 + F36 + -1'Section_35 + -1'F35 = -1
invariant :F82 + -1'F81 + F80 + Section_83 + Section_80 = 2
invariant :Section_25 + Section_24 + F24 = 1
invariant :F14 + Section_15 + -1'F13 + -1'Section_13 = 1
invariant :F87 + Section_87 + Section_88 = 1
invariant :Section_69 + F68 + Section_68 = 2
invariant :F60 + Section_60 + Section_61 = 1
invariant :Section_4 + Section_5 + F4 = 1
invariant :F83 + Section_84 + Section_83 = 2
invariant :Section_95 + Section_60 + -1'F96 + -1'F43 + -1'F34 + Section_33 + Section_87 + -1'F91 + Section_90 + Section_79 + -1'F29 + -1'F1 + Section_45 + -1'F15 + -1'F68 + -1'F77 + -1'F54 + Section_3 + Section_26 + Section_10 + -1'F84 + -1'F47 + -1'F63 + -1'F8 + -1'F31 + -1'F75 + Section_49 + -1'F24 + -1'Section_72 + -1'F72 + -1'F27 + -1'F88 + -1'Section_5 + Section_70 + -1'F13 + Section_19 + -1'F66 + Section_40 + -1'F36 + Section_61 + -1'F93 + Section_74 + Section_58 + -1'F22 + -1'F81 + Section_7 + Section_83 + Section_53 + -1'F5 + Section_59 + -1'F11 + -1'F71 + -1'F4 + -1'Section_1 + -1'F41 + -1'F56 + Section_86 + Section_52 + Section_62 + -1'F20 + -1'F17 + Section_65 + -1'F38 + -1'F50 + Section_46 + Section_80 = -18
invariant :F32 + Section_33 + -1'F31 + -1'Section_31 = 1
invariant :F90 + -1'F91 + Section_90 + -1'Section_92 = 0
invariant :Section_91 + F91 + Section_92 = 1
invariant :F51 + Section_49 + F49 + Section_52 + -1'F50 = 0
invariant :F6 + -1'Section_5 + Section_7 + -1'F5 = -1
invariant :F28 + Section_26 + -1'F27 + F26 + Section_29 = 2
invariant :F94 + -1'Section_60 + F96 + F43 + F34 + -1'Section_33 + -1'Section_87 + F91 + -1'Section_90 + -1'Section_79 + F29 + F1 + -1'Section_45 + F15 + F68 + F77 + F54 + -1'Section_3 + -1'Section_26 + -1'Section_10 + F84 + F47 + F63 + F8 + F31 + F75 + -1'Section_49 + F24 + Section_72 + F72 + F27 + F88 + Section_5 + -1'Section_70 + F13 + -1'Section_19 + F66 + -1'Section_40 + F36 + -1'Section_61 + -1'Section_74 + -1'Section_58 + F22 + F81 + -1'Section_7 + -1'Section_83 + -1'Section_53 + F5 + -1'Section_59 + F11 + F71 + F4 + Section_92 + Section_1 + F41 + F56 + -1'Section_86 + -1'Section_52 + -1'Section_62 + F20 + F17 + -1'Section_65 + F92 + F38 + F50 + -1'Section_46 + -1'Section_80 = 20
invariant :Section_75 + Section_76 + F75 = 1
Loading property file ReachabilityFireability.prop.
invariant :F19 + Section_19 + Section_20 = 1
invariant :F45 + Section_45 + Section_46 = 1
invariant :F25 + -1'Section_24 + Section_26 + -1'F24 = 0
Read [reachable] property : CircularTrains-PT-096-ReachabilityFireability-00 with value :(((!(((i9.u9.Section_84>=1)&&(i9.u7.F85>=1))||((i9.u64.Section_91>=1)&&(i5.u24.F92>=1))))||((!((i2.u42.F7>=1)&&(i2.u53.Section_6>=1)))&&(((i8.u10.F27>=1)&&(i8.u37.Section_26>=1))||((i8.u59.Section_30>=1)&&(i8.u55.F31>=1)))))&&((i4.u33.Section_17>=1)&&(i4.u49.F18>=1)))
Read [reachable] property : CircularTrains-PT-096-ReachabilityFireability-01 with value :((i2.u53.F6>=1)&&(i5.u61.Section_5>=1))
Read [reachable] property : CircularTrains-PT-096-ReachabilityFireability-02 with value :((((((i0.u66.Section_65>=1)&&(i0.u39.F66>=1))&&((i4.u62.F20>=1)&&(i4.u49.Section_19>=1)))&&(((i6.u50.Section_79>=1)&&(i6.u17.F80>=1))||((i7.u58.Section_44>=1)&&(i7.u52.F45>=1))))&&((i0.u66.Section_64>=1)&&(i0.u41.F65>=1)))||((i7.u58.Section_44>=1)&&(i7.u52.F45>=1)))
Read [reachable] property : CircularTrains-PT-096-ReachabilityFireability-03 with value :((i8.u15.Section_29>=1)&&(i8.u59.F30>=1))
Read [reachable] property : CircularTrains-PT-096-ReachabilityFireability-04 with value :(((i5.u12.F1>=1)&&(i5.u14.Section_96>=1))&&(!((((i5.u25.Section_93>=1)&&(i5.u24.F94>=1))||((i5.u12.F1>=1)&&(i5.u14.Section_96>=1)))||(((i3.u16.F60>=1)&&(i3.u63.Section_59>=1))||((i0.u4.Section_71>=1)&&(i0.u57.F72>=1))))))
Read [invariant] property : CircularTrains-PT-096-ReachabilityFireability-05 with value :((((i8.u59.Section_30>=1)&&(i8.u55.F31>=1))||(!(((i4.u51.F25>=1)&&(i4.u51.Section_24>=1))||((i3.u0.F59>=1)&&(i3.u8.Section_58>=1)))))||(((((i3.u0.F59>=1)&&(i3.u8.Section_58>=1))&&((i5.u25.Section_94>=1)&&(i5.u14.F95>=1)))&&(((i2.u31.F13>=1)&&(i2.u46.Section_12>=1))||((i3.u43.F53>=1)&&(i7.u48.Section_52>=1))))||(!(((i3.u43.Section_53>=1)&&(i3.u18.F54>=1))&&((i4.u51.F24>=1)&&(i4.u51.Section_23>=1))))))
Read [reachable] property : CircularTrains-PT-096-ReachabilityFireability-06 with value :((!((i8.u38.F34>=1)&&(i8.u6.Section_33>=1)))&&((i6.u21.Section_74>=1)&&(i6.u36.F75>=1)))
Read [invariant] property : CircularTrains-PT-096-ReachabilityFireability-07 with value :(!(((i7.u54.Section_47>=1)&&(i7.u26.F48>=1))&&((!((i2.u42.F9>=1)&&(i2.u13.Section_8>=1)))&&(((i3.u16.F60>=1)&&(i3.u63.Section_59>=1))&&((i6.u1.F77>=1)&&(i6.u36.Section_76>=1))))))
Read [invariant] property : CircularTrains-PT-096-ReachabilityFireability-08 with value :((((!((i7.u48.Section_50>=1)&&(i7.u48.F51>=1)))||(!((i7.u26.Section_48>=1)&&(i7.u48.F49>=1))))||(((i2.u47.F15>=1)&&(i2.u31.Section_14>=1))||((i2.u56.Section_10>=1)&&(i2.u46.F11>=1))))||(((i0.u39.Section_66>=1)&&(i0.u41.F67>=1))||((i5.u44.Section_3>=1)&&(i5.u28.F4>=1))))
Read [invariant] property : CircularTrains-PT-096-ReachabilityFireability-09 with value :(((i8.u6.F32>=1)&&(i8.u59.Section_31>=1))||(((i4.u51.F25>=1)&&(i4.u51.Section_24>=1))||((!((i8.u55.F33>=1)&&(i8.u6.Section_32>=1)))||(((i8.u38.F34>=1)&&(i8.u6.Section_33>=1))&&((i4.u62.F20>=1)&&(i4.u49.Section_19>=1))))))
Read [invariant] property : CircularTrains-PT-096-ReachabilityFireability-10 with value :((!((i6.u60.F81>=1)&&(i6.u50.Section_80>=1)))||(((!((i9.u11.Section_90>=1)&&(i9.u64.F91>=1)))&&(!((i0.u39.Section_66>=1)&&(i0.u41.F67>=1))))&&((i8.u38.Section_35>=1)&&(i1.u29.F36>=1))))
Read [reachable] property : CircularTrains-PT-096-ReachabilityFireability-11 with value :(((i6.u1.Section_78>=1)&&(i6.u50.F79>=1))&&(!((!((i4.u51.F24>=1)&&(i4.u51.Section_23>=1)))||((i3.u43.Section_53>=1)&&(i3.u18.F54>=1)))))
Read [reachable] property : CircularTrains-PT-096-ReachabilityFireability-12 with value :(((i1.u40.Section_40>=1)&&(i1.u65.F41>=1))&&(((i0.u66.Section_64>=1)&&(i0.u41.F65>=1))&&((i3.u16.F60>=1)&&(i3.u63.Section_59>=1))))
Read [reachable] property : CircularTrains-PT-096-ReachabilityFireability-13 with value :((((!((i3.u3.Section_63>=1)&&(i0.u66.F64>=1)))&&(!((i5.u25.Section_93>=1)&&(i5.u24.F94>=1))))&&((((i0.u66.Section_64>=1)&&(i0.u41.F65>=1))&&((i6.u1.F77>=1)&&(i6.u36.Section_76>=1)))||(((i0.u4.Section_71>=1)&&(i0.u57.F72>=1))||((i4.u23.Section_22>=1)&&(i4.u51.F23>=1)))))&&(((((i3.u16.Section_61>=1)&&(i3.u3.F62>=1))||((i4.u62.F20>=1)&&(i4.u49.Section_19>=1)))&&(((i8.u6.F32>=1)&&(i8.u59.Section_31>=1))&&((i1.u5.Section_38>=1)&&(i1.u34.F39>=1))))||((i2.u13.F8>=1)&&(i2.u53.Section_7>=1))))
Read [reachable] property : CircularTrains-PT-096-ReachabilityFireability-14 with value :((!(((i9.u9.Section_85>=1)&&(i9.u45.F86>=1))||(!((i1.u40.Section_41>=1)&&(i1.u27.F42>=1)))))&&((!(((i8.u38.Section_35>=1)&&(i1.u29.F36>=1))||((i4.u33.Section_17>=1)&&(i4.u49.F18>=1))))||((i0.u2.Section_70>=1)&&(i0.u4.F71>=1))))
Read [reachable] property : CircularTrains-PT-096-ReachabilityFireability-15 with value :(((((i2.u13.F8>=1)&&(i2.u53.Section_7>=1))&&(((i3.u43.F53>=1)&&(i7.u48.Section_52>=1))&&((i4.u23.Section_22>=1)&&(i4.u51.F23>=1))))&&(!(((i8.u15.Section_28>=1)&&(i8.u10.F29>=1))&&((i8.u15.Section_29>=1)&&(i8.u59.F30>=1)))))&&((i8.u15.Section_28>=1)&&(i8.u10.F29>=1)))
built 20 ordering constraints for composite.
built 12 ordering constraints for composite.
built 11 ordering constraints for composite.
built 9 ordering constraints for composite.
built 12 ordering constraints for composite.
built 11 ordering constraints for composite.
built 10 ordering constraints for composite.
built 12 ordering constraints for composite.
built 13 ordering constraints for composite.
built 11 ordering constraints for composite.
built 10 ordering constraints for composite.
invariant :Section_41 + F40 + Section_40 = 1
invariant :F73 + -1'Section_72 + -1'F72 + Section_74 = 0
invariant :F21 + -1'Section_20 + Section_22 + -1'F20 = -1
invariant :Section_55 + F54 + -1'Section_53 + -1'F53 = -1
invariant :F48 + -1'F47 + Section_49 + -1'Section_47 = -1
invariant :Section_36 + Section_35 + F35 = 2
invariant :Section_66 + F65 + Section_65 = 2
invariant :Section_2 + F1 + Section_1 = 1
invariant :Section_96 + F96 + Section_1 = 1
invariant :F18 + -1'Section_17 + Section_19 + -1'F17 = -1
invariant :F79 + Section_79 + Section_80 = 1
invariant :F76 + Section_76 + Section_77 = 1
invariant :Section_16 + Section_15 + F15 = 1
invariant :F30 + -1'F29 + Section_31 + -1'Section_29 = -1
invariant :Section_27 + Section_26 + F26 = 2
invariant :F70 + -1'Section_72 + Section_70 + -1'F71 = -1
invariant :F78 + Section_79 + -1'F77 + -1'Section_77 = -1
invariant :F7 + Section_8 + Section_7 = 1
invariant :F9 + Section_10 + -1'F8 + -1'Section_8 = -1
invariant :F57 + -1'Section_56 + Section_58 + -1'F56 = -1
invariant :Section_43 + F43 + Section_44 = 1
invariant :F67 + -1'F66 + F65 + Section_68 + Section_65 = 2
invariant :F86 + Section_87 + Section_86 = 2
invariant :Section_12 + -1'Section_10 + -1'F10 + F11 = 1
invariant :F95 + -1'Section_60 + F43 + F34 + -1'Section_33 + -1'Section_87 + F91 + -1'Section_90 + -1'Section_79 + F29 + F1 + -1'Section_45 + F15 + F68 + F77 + F54 + -1'Section_3 + -1'Section_26 + -1'Section_10 + F84 + F47 + F63 + F8 + F31 + F75 + -1'Section_49 + F24 + Section_72 + F72 + F27 + F88 + Section_5 + -1'Section_70 + F13 + -1'Section_19 + F66 + -1'Section_40 + F36 + -1'Section_61 + F93 + -1'Section_74 + -1'Section_58 + F22 + F81 + -1'Section_7 + -1'Section_83 + -1'Section_53 + F5 + -1'Section_59 + F11 + F71 + F4 + F41 + F56 + -1'Section_86 + -1'Section_52 + -1'Section_62 + F20 + F17 + -1'Section_65 + F38 + F50 + -1'Section_46 + -1'Section_80 = 19
invariant :Section_34 + F34 + Section_35 = 1
invariant :Section_93 + Section_92 + F92 = 2
invariant :F52 + Section_53 + Section_52 = 1
invariant :Section_48 + F47 + Section_47 = 2
invariant :Section_32 + F31 + Section_31 = 1
invariant :Section_6 + Section_5 + F5 = 2
invariant :Section_57 + Section_56 + F56 = 2
invariant :Section_78 + F77 + Section_77 = 2
invariant :Section_38 + -1'F39 + -1'Section_40 + F38 = 1
invariant :F64 + -1'Section_63 + -1'F63 + Section_65 = 0
invariant :Section_42 + -1'F40 + -1'Section_40 + F41 = 1
invariant :F3 + Section_3 + -1'Section_5 + -1'F4 = 0
invariant :F12 + Section_10 + F10 + -1'F11 + Section_13 = 0
invariant :Section_11 + Section_10 + F10 = 1
invariant :Section_9 + F8 + Section_8 = 2
invariant :Section_64 + Section_63 + F63 = 1
invariant :Section_50 + Section_49 + F49 = 1
invariant :Section_23 + F22 + Section_22 = 1
invariant :Section_30 + F29 + Section_29 = 2
invariant :Section_39 + F39 + Section_40 = 1
invariant :F55 + Section_56 + -1'F54 + Section_53 + F53 = 2
invariant :F61 + Section_61 + Section_62 = 1
invariant :F69 + -1'F68 + Section_70 + -1'Section_68 = -1
Presburger conditions satisfied. Using coverability to approximate state space in K-Induction.
// Phase 1: matrix 96 rows 192 cols
invariant :Section_51 + -1'Section_49 + -1'F49 + F50 = 1
invariant :Section_18 + Section_17 + F17 = 2
invariant :F2 + -1'F1 + Section_3 + -1'Section_1 = 1
invariant :Section_54 + Section_53 + F53 = 2
invariant :Section_67 + F66 + -1'F65 + -1'Section_65 = -1
invariant :F59 + Section_60 + Section_59 = 2
invariant :Section_85 + F84 + Section_84 = 1
invariant :Section_81 + F80 + Section_80 = 2
invariant :F58 + Section_58 + Section_59 = 1
invariant :Section_28 + -1'Section_26 + F27 + -1'F26 = -1
invariant :Section_94 + F93 + -1'Section_92 + -1'F92 = -1
invariant :Section_89 + F88 + Section_88 = 1
invariant :F74 + -1'Section_76 + -1'F75 + Section_74 = 1
invariant :F46 + Section_47 + Section_46 = 1
invariant :F42 + -1'F43 + F40 + Section_40 + -1'Section_44 + -1'F41 = -1
invariant :F16 + -1'Section_15 + Section_17 + -1'F15 = 0
invariant :F37 + F39 + Section_40 + -1'F36 + Section_35 + -1'F38 + F35 = 1
invariant :Section_73 + Section_72 + F72 = 1
invariant :Section_82 + F81 + -1'F80 + -1'Section_80 = -1
invariant :F62 + Section_63 + Section_62 = 2
invariant :Section_14 + F13 + Section_13 = 1
invariant :Section_21 + Section_20 + F20 = 2
invariant :F33 + -1'F34 + Section_33 + -1'Section_35 = 0
invariant :Section_71 + Section_72 + F71 = 2
invariant :F23 + Section_24 + -1'F22 + -1'Section_22 = 1
invariant :F44 + Section_45 + Section_44 = 2
invariant :F89 + Section_90 + -1'F88 + -1'Section_88 = 1
invariant :F85 + -1'F84 + -1'Section_84 + Section_86 = 0
invariant :Section_37 + F36 + -1'Section_35 + -1'F35 = -1
invariant :F82 + -1'F81 + F80 + Section_83 + Section_80 = 2
invariant :Section_25 + Section_24 + F24 = 1
invariant :F14 + Section_15 + -1'F13 + -1'Section_13 = 1
invariant :F87 + Section_87 + Section_88 = 1
invariant :Section_69 + F68 + Section_68 = 2
invariant :F60 + Section_60 + Section_61 = 1
invariant :Section_4 + Section_5 + F4 = 1
invariant :F83 + Section_84 + Section_83 = 2
invariant :Section_95 + Section_60 + -1'F96 + -1'F43 + -1'F34 + Section_33 + Section_87 + -1'F91 + Section_90 + Section_79 + -1'F29 + -1'F1 + Section_45 + -1'F15 + -1'F68 + -1'F77 + -1'F54 + Section_3 + Section_26 + Section_10 + -1'F84 + -1'F47 + -1'F63 + -1'F8 + -1'F31 + -1'F75 + Section_49 + -1'F24 + -1'Section_72 + -1'F72 + -1'F27 + -1'F88 + -1'Section_5 + Section_70 + -1'F13 + Section_19 + -1'F66 + Section_40 + -1'F36 + Section_61 + -1'F93 + Section_74 + Section_58 + -1'F22 + -1'F81 + Section_7 + Section_83 + Section_53 + -1'F5 + Section_59 + -1'F11 + -1'F71 + -1'F4 + -1'Section_1 + -1'F41 + -1'F56 + Section_86 + Section_52 + Section_62 + -1'F20 + -1'F17 + Section_65 + -1'F38 + -1'F50 + Section_46 + Section_80 = -18
invariant :F32 + Section_33 + -1'F31 + -1'Section_31 = 1
invariant :F90 + -1'F91 + Section_90 + -1'Section_92 = 0
invariant :Section_91 + F91 + Section_92 = 1
invariant :F51 + Section_49 + F49 + Section_52 + -1'F50 = 0
invariant :F6 + -1'Section_5 + Section_7 + -1'F5 = -1
invariant :F28 + Section_26 + -1'F27 + F26 + Section_29 = 2
invariant :F94 + -1'Section_60 + F96 + F43 + F34 + -1'Section_33 + -1'Section_87 + F91 + -1'Section_90 + -1'Section_79 + F29 + F1 + -1'Section_45 + F15 + F68 + F77 + F54 + -1'Section_3 + -1'Section_26 + -1'Section_10 + F84 + F47 + F63 + F8 + F31 + F75 + -1'Section_49 + F24 + Section_72 + F72 + F27 + F88 + Section_5 + -1'Section_70 + F13 + -1'Section_19 + F66 + -1'Section_40 + F36 + -1'Section_61 + -1'Section_74 + -1'Section_58 + F22 + F81 + -1'Section_7 + -1'Section_83 + -1'Section_53 + F5 + -1'Section_59 + F11 + F71 + F4 + Section_92 + Section_1 + F41 + F56 + -1'Section_86 + -1'Section_52 + -1'Section_62 + F20 + F17 + -1'Section_65 + F92 + F38 + F50 + -1'Section_46 + -1'Section_80 = 20
invariant :Section_75 + Section_76 + F75 = 1
invariant :F19 + Section_19 + Section_20 = 1
invariant :F45 + Section_45 + Section_46 = 1
invariant :F25 + -1'Section_24 + Section_26 + -1'F24 = 0
invariant :Section_41 + F40 + Section_40 = 1
invariant :F73 + -1'Section_72 + -1'F72 + Section_74 = 0
invariant :F21 + -1'Section_20 + Section_22 + -1'F20 = -1
invariant :Section_55 + F54 + -1'Section_53 + -1'F53 = -1
invariant :F48 + -1'F47 + Section_49 + -1'Section_47 = -1
invariant :Section_36 + Section_35 + F35 = 2
invariant :Section_66 + F65 + Section_65 = 2
invariant :Section_2 + F1 + Section_1 = 1
invariant :Section_96 + F96 + Section_1 = 1
invariant :F18 + -1'Section_17 + Section_19 + -1'F17 = -1
invariant :F79 + Section_79 + Section_80 = 1
invariant :F76 + Section_76 + Section_77 = 1
invariant :Section_16 + Section_15 + F15 = 1
invariant :F30 + -1'F29 + Section_31 + -1'Section_29 = -1
invariant :Section_27 + Section_26 + F26 = 2
invariant :F70 + -1'Section_72 + Section_70 + -1'F71 = -1
invariant :F78 + Section_79 + -1'F77 + -1'Section_77 = -1
invariant :F7 + Section_8 + Section_7 = 1
invariant :F9 + Section_10 + -1'F8 + -1'Section_8 = -1
invariant :F57 + -1'Section_56 + Section_58 + -1'F56 = -1
invariant :Section_43 + F43 + Section_44 = 1
invariant :F67 + -1'F66 + F65 + Section_68 + Section_65 = 2
invariant :F86 + Section_87 + Section_86 = 2
invariant :Section_12 + -1'Section_10 + -1'F10 + F11 = 1
invariant :F95 + -1'Section_60 + F43 + F34 + -1'Section_33 + -1'Section_87 + F91 + -1'Section_90 + -1'Section_79 + F29 + F1 + -1'Section_45 + F15 + F68 + F77 + F54 + -1'Section_3 + -1'Section_26 + -1'Section_10 + F84 + F47 + F63 + F8 + F31 + F75 + -1'Section_49 + F24 + Section_72 + F72 + F27 + F88 + Section_5 + -1'Section_70 + F13 + -1'Section_19 + F66 + -1'Section_40 + F36 + -1'Section_61 + F93 + -1'Section_74 + -1'Section_58 + F22 + F81 + -1'Section_7 + -1'Section_83 + -1'Section_53 + F5 + -1'Section_59 + F11 + F71 + F4 + F41 + F56 + -1'Section_86 + -1'Section_52 + -1'Section_62 + F20 + F17 + -1'Section_65 + F38 + F50 + -1'Section_46 + -1'Section_80 = 19
invariant :Section_34 + F34 + Section_35 = 1
invariant :Section_93 + Section_92 + F92 = 2
invariant :F52 + Section_53 + Section_52 = 1
invariant :Section_48 + F47 + Section_47 = 2
invariant :Section_32 + F31 + Section_31 = 1
invariant :Section_6 + Section_5 + F5 = 2
invariant :Section_57 + Section_56 + F56 = 2
invariant :Section_78 + F77 + Section_77 = 2
invariant :Section_38 + -1'F39 + -1'Section_40 + F38 = 1
invariant :F64 + -1'Section_63 + -1'F63 + Section_65 = 0
invariant :Section_42 + -1'F40 + -1'Section_40 + F41 = 1
invariant :F3 + Section_3 + -1'Section_5 + -1'F4 = 0
invariant :F12 + Section_10 + F10 + -1'F11 + Section_13 = 0
invariant :Section_11 + Section_10 + F10 = 1
invariant :Section_9 + F8 + Section_8 = 2
invariant :Section_64 + Section_63 + F63 = 1
invariant :Section_50 + Section_49 + F49 = 1
invariant :Section_23 + F22 + Section_22 = 1
invariant :Section_30 + F29 + Section_29 = 2
invariant :Section_39 + F39 + Section_40 = 1
invariant :F55 + Section_56 + -1'F54 + Section_53 + F53 = 2
invariant :F61 + Section_61 + Section_62 = 1
invariant :F69 + -1'F68 + Section_70 + -1'Section_68 = -1
FORMULA CircularTrains-PT-096-ReachabilityFireability-08 TRUE TECHNIQUES SAT_SMT K_INDUCTION(0)
Running compilation step : CommandLine [args=[gcc, -c, -I/home/mcc/BenchKit//lts_install_dir//include, -I., -std=c99, -fPIC, -O3, model.c], workingDir=/home/mcc/execution]
Compilation finished in 2638 ms.
Running link step : CommandLine [args=[gcc, -shared, -o, gal.so, model.o], workingDir=/home/mcc/execution]
Link finished in 37 ms.
Running LTSmin : CommandLine [args=[/home/mcc/BenchKit//lts_install_dir//bin/pins2lts-mc, ./gal.so, --threads=1, -p, --pins-guards, --when, -i, CircularTrainsPT096ReachabilityFireability00==true], workingDir=/home/mcc/execution]
LTSmin run took 48 ms.
Found Violation
FORMULA CircularTrains-PT-096-ReachabilityFireability-00 TRUE TECHNIQUES PARTIAL_ORDER EXPLICIT LTSMIN SAT_SMT
Running LTSmin : CommandLine [args=[/home/mcc/BenchKit//lts_install_dir//bin/pins2lts-mc, ./gal.so, --threads=1, -p, --pins-guards, --when, -i, CircularTrainsPT096ReachabilityFireability01==true], workingDir=/home/mcc/execution]
LTSmin run took 58 ms.
Found Violation
FORMULA CircularTrains-PT-096-ReachabilityFireability-01 TRUE TECHNIQUES PARTIAL_ORDER EXPLICIT LTSMIN SAT_SMT
Running LTSmin : CommandLine [args=[/home/mcc/BenchKit//lts_install_dir//bin/pins2lts-mc, ./gal.so, --threads=1, -p, --pins-guards, --when, -i, CircularTrainsPT096ReachabilityFireability02==true], workingDir=/home/mcc/execution]
LTSmin run took 59 ms.
Found Violation
FORMULA CircularTrains-PT-096-ReachabilityFireability-02 TRUE TECHNIQUES PARTIAL_ORDER EXPLICIT LTSMIN SAT_SMT
Running LTSmin : CommandLine [args=[/home/mcc/BenchKit//lts_install_dir//bin/pins2lts-mc, ./gal.so, --threads=1, -p, --pins-guards, --when, -i, CircularTrainsPT096ReachabilityFireability03==true], workingDir=/home/mcc/execution]
LTSmin run took 54 ms.
Found Violation
FORMULA CircularTrains-PT-096-ReachabilityFireability-03 TRUE TECHNIQUES PARTIAL_ORDER EXPLICIT LTSMIN SAT_SMT
Running LTSmin : CommandLine [args=[/home/mcc/BenchKit//lts_install_dir//bin/pins2lts-mc, ./gal.so, --threads=1, -p, --pins-guards, --when, -i, CircularTrainsPT096ReachabilityFireability05==true], workingDir=/home/mcc/execution]
LTSmin run took 1368 ms.
Found Violation
FORMULA CircularTrains-PT-096-ReachabilityFireability-05 FALSE TECHNIQUES PARTIAL_ORDER EXPLICIT LTSMIN SAT_SMT
Running LTSmin : CommandLine [args=[/home/mcc/BenchKit//lts_install_dir//bin/pins2lts-mc, ./gal.so, --threads=1, -p, --pins-guards, --when, -i, CircularTrainsPT096ReachabilityFireability06==true], workingDir=/home/mcc/execution]
LTSmin run took 42 ms.
Found Violation
FORMULA CircularTrains-PT-096-ReachabilityFireability-06 TRUE TECHNIQUES PARTIAL_ORDER EXPLICIT LTSMIN SAT_SMT
Running LTSmin : CommandLine [args=[/home/mcc/BenchKit//lts_install_dir//bin/pins2lts-mc, ./gal.so, --threads=1, -p, --pins-guards, --when, -i, CircularTrainsPT096ReachabilityFireability07==true], workingDir=/home/mcc/execution]
LTSmin run took 44 ms.
Found Violation
FORMULA CircularTrains-PT-096-ReachabilityFireability-07 FALSE TECHNIQUES PARTIAL_ORDER EXPLICIT LTSMIN SAT_SMT
Running LTSmin : CommandLine [args=[/home/mcc/BenchKit//lts_install_dir//bin/pins2lts-mc, ./gal.so, --threads=1, -p, --pins-guards, --when, -i, CircularTrainsPT096ReachabilityFireability09==true], workingDir=/home/mcc/execution]
LTSmin run took 47 ms.
Found Violation
FORMULA CircularTrains-PT-096-ReachabilityFireability-09 FALSE TECHNIQUES PARTIAL_ORDER EXPLICIT LTSMIN SAT_SMT
Running LTSmin : CommandLine [args=[/home/mcc/BenchKit//lts_install_dir//bin/pins2lts-mc, ./gal.so, --threads=1, -p, --pins-guards, --when, -i, CircularTrainsPT096ReachabilityFireability10==true], workingDir=/home/mcc/execution]
LTSmin run took 34 ms.
Found Violation
FORMULA CircularTrains-PT-096-ReachabilityFireability-10 FALSE TECHNIQUES PARTIAL_ORDER EXPLICIT LTSMIN SAT_SMT
Running LTSmin : CommandLine [args=[/home/mcc/BenchKit//lts_install_dir//bin/pins2lts-mc, ./gal.so, --threads=1, -p, --pins-guards, --when, -i, CircularTrainsPT096ReachabilityFireability11==true], workingDir=/home/mcc/execution]
LTSmin run took 38 ms.
Found Violation
FORMULA CircularTrains-PT-096-ReachabilityFireability-11 TRUE TECHNIQUES PARTIAL_ORDER EXPLICIT LTSMIN SAT_SMT
Running LTSmin : CommandLine [args=[/home/mcc/BenchKit//lts_install_dir//bin/pins2lts-mc, ./gal.so, --threads=1, -p, --pins-guards, --when, -i, CircularTrainsPT096ReachabilityFireability12==true], workingDir=/home/mcc/execution]
LTSmin run took 40 ms.
Found Violation
FORMULA CircularTrains-PT-096-ReachabilityFireability-12 TRUE TECHNIQUES PARTIAL_ORDER EXPLICIT LTSMIN SAT_SMT
Running LTSmin : CommandLine [args=[/home/mcc/BenchKit//lts_install_dir//bin/pins2lts-mc, ./gal.so, --threads=1, -p, --pins-guards, --when, -i, CircularTrainsPT096ReachabilityFireability13==true], workingDir=/home/mcc/execution]
LTSmin run took 146 ms.
Found Violation
FORMULA CircularTrains-PT-096-ReachabilityFireability-13 TRUE TECHNIQUES PARTIAL_ORDER EXPLICIT LTSMIN SAT_SMT
Running LTSmin : CommandLine [args=[/home/mcc/BenchKit//lts_install_dir//bin/pins2lts-mc, ./gal.so, --threads=1, -p, --pins-guards, --when, -i, CircularTrainsPT096ReachabilityFireability14==true], workingDir=/home/mcc/execution]
LTSmin run took 33 ms.
Found Violation
FORMULA CircularTrains-PT-096-ReachabilityFireability-14 TRUE TECHNIQUES PARTIAL_ORDER EXPLICIT LTSMIN SAT_SMT
Running LTSmin : CommandLine [args=[/home/mcc/BenchKit//lts_install_dir//bin/pins2lts-mc, ./gal.so, --threads=1, -p, --pins-guards, --when, -i, CircularTrainsPT096ReachabilityFireability15==true], workingDir=/home/mcc/execution]
LTSmin run took 43 ms.
Found Violation
FORMULA CircularTrains-PT-096-ReachabilityFireability-15 TRUE TECHNIQUES PARTIAL_ORDER EXPLICIT LTSMIN SAT_SMT
ITS tools runner thread asked to quit. Dying gracefully.

BK_STOP 1527198235488

--------------------
content from stderr:

+ export BINDIR=/home/mcc/BenchKit/
+ BINDIR=/home/mcc/BenchKit/
++ pwd
+ export MODEL=/home/mcc/execution
+ MODEL=/home/mcc/execution
+ /home/mcc/BenchKit//runeclipse.sh /home/mcc/execution ReachabilityFireability -its -ltsminpath /home/mcc/BenchKit//lts_install_dir/ -louvain -smt
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ /home/mcc/BenchKit//itstools/its-tools -consoleLog -data /home/mcc/execution/workspace -pnfolder /home/mcc/execution -examination ReachabilityFireability -z3path /home/mcc/BenchKit//z3/bin/z3 -yices2path /home/mcc/BenchKit//yices/bin/yices -its -ltsminpath /home/mcc/BenchKit//lts_install_dir/ -louvain -smt -vmargs -Dosgi.locking=none -Declipse.stateSaveDelayInterval=-1 -Dosgi.configuration.area=/tmp/.eclipse -Xss8m -Xms40m -Xmx8192m -Dfile.encoding=UTF-8 -Dosgi.requiredJavaVersion=1.6
May 24, 2018 9:43:25 PM fr.lip6.move.gal.application.Application start
INFO: Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, ReachabilityFireability, -z3path, /home/mcc/BenchKit//z3/bin/z3, -yices2path, /home/mcc/BenchKit//yices/bin/yices, -its, -ltsminpath, /home/mcc/BenchKit//lts_install_dir/, -louvain, -smt]
May 24, 2018 9:43:25 PM fr.lip6.move.gal.application.MccTranslator transformPNML
INFO: Parsing pnml file : /home/mcc/execution/model.pnml
May 24, 2018 9:43:25 PM fr.lip6.move.gal.nupn.PTNetReader loadFromXML
INFO: Load time of PNML (sax parser for PT used): 79 ms
May 24, 2018 9:43:25 PM fr.lip6.move.gal.pnml.togal.PTGALTransformer handlePage
INFO: Transformed 192 places.
May 24, 2018 9:43:26 PM fr.lip6.move.gal.pnml.togal.PTGALTransformer handlePage
INFO: Transformed 96 transitions.
May 24, 2018 9:43:26 PM fr.lip6.move.serialization.SerializationUtil systemToFile
INFO: Time to serialize gal into /home/mcc/execution/model.pnml.img.gal : 14 ms
May 24, 2018 9:43:26 PM fr.lip6.move.gal.instantiate.GALRewriter flatten
INFO: Flatten gal took : 70 ms
May 24, 2018 9:43:26 PM fr.lip6.move.gal.application.MccTranslator applyOrder
INFO: Applying decomposition
May 24, 2018 9:43:26 PM fr.lip6.move.gal.instantiate.GALRewriter flatten
INFO: Flatten gal took : 65 ms
May 24, 2018 9:43:26 PM fr.lip6.move.gal.instantiate.GALRewriter flatten
INFO: Flatten gal took : 55 ms
May 24, 2018 9:43:26 PM fr.lip6.move.gal.instantiate.GALRewriter flatten
INFO: Flatten gal took : 47 ms
May 24, 2018 9:43:26 PM fr.lip6.move.gal.semantics.DeterministicNextBuilder getDeterministicNext
INFO: Input system was already deterministic with 96 transitions.
May 24, 2018 9:43:26 PM fr.lip6.move.gal.semantics.DeterministicNextBuilder getDeterministicNext
INFO: Input system was already deterministic with 96 transitions.
Begin: Thu May 24 21:43:26 2018

Computation of communities with the Newman-Girvan Modularity quality function

level 0:
start computation: Thu May 24 21:43:26 2018
network size: 192 nodes, 768 links, 192 weight
quality increased from -0.00520833 to 0.439345
end computation: Thu May 24 21:43:26 2018
level 1:
start computation: Thu May 24 21:43:26 2018
network size: 67 nodes, 329 links, 192 weight
quality increased from 0.439345 to 0.732693
end computation: Thu May 24 21:43:26 2018
level 2:
start computation: Thu May 24 21:43:26 2018
network size: 21 nodes, 63 links, 192 weight
quality increased from 0.732693 to 0.79503
end computation: Thu May 24 21:43:26 2018
level 3:
start computation: Thu May 24 21:43:26 2018
network size: 10 nodes, 30 links, 192 weight
quality increased from 0.79503 to 0.79503
end computation: Thu May 24 21:43:26 2018
End: Thu May 24 21:43:26 2018
Total duration: 0 sec
0.79503
May 24, 2018 9:43:26 PM fr.lip6.move.gal.instantiate.CompositeBuilder decomposeWithOrder
INFO: Decomposing Gal with order
May 24, 2018 9:43:26 PM fr.lip6.move.gal.instantiate.GALRewriter flatten
INFO: Flatten gal took : 72 ms
May 24, 2018 9:43:26 PM fr.lip6.move.gal.instantiate.CompositeBuilder rewriteArraysToAllowPartition
INFO: Rewriting arrays to variables to allow decomposition.
May 24, 2018 9:43:26 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd checkProperties
INFO: Result for false tautology is UNSAT, reachability predicate is unrealizable CircularTrains-PT-096-ReachabilityFireability-04
May 24, 2018 9:43:26 PM fr.lip6.move.serialization.SerializationUtil systemToFile
INFO: Time to serialize gal into /home/mcc/execution/ReachabilityFireability.pnml.gal : 7 ms
May 24, 2018 9:43:26 PM fr.lip6.move.serialization.SerializationUtil serializePropertiesForITSTools
INFO: Time to serialize properties into /home/mcc/execution/ReachabilityFireability.prop : 1 ms
May 24, 2018 9:43:26 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd checkProperties
INFO: Ran tautology test, simplified 1 / 16 in 517 ms.
May 24, 2018 9:43:26 PM fr.lip6.move.gal.gal2smt.bmc.KInductionSolver computeAndDeclareInvariants
INFO: Computed 97 place invariants in 161 ms
May 24, 2018 9:43:26 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property CircularTrains-PT-096-ReachabilityFireability-00(UNSAT) depth K=0 took 16 ms
May 24, 2018 9:43:27 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property CircularTrains-PT-096-ReachabilityFireability-01(UNSAT) depth K=0 took 13 ms
May 24, 2018 9:43:27 PM fr.lip6.move.gal.semantics.DeterministicNextBuilder getDeterministicNext
INFO: Input system was already deterministic with 96 transitions.
May 24, 2018 9:43:27 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property CircularTrains-PT-096-ReachabilityFireability-02(UNSAT) depth K=0 took 31 ms
May 24, 2018 9:43:27 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property CircularTrains-PT-096-ReachabilityFireability-03(UNSAT) depth K=0 took 16 ms
May 24, 2018 9:43:27 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property CircularTrains-PT-096-ReachabilityFireability-05(UNSAT) depth K=0 took 14 ms
May 24, 2018 9:43:27 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property CircularTrains-PT-096-ReachabilityFireability-06(UNSAT) depth K=0 took 18 ms
May 24, 2018 9:43:27 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property CircularTrains-PT-096-ReachabilityFireability-07(UNSAT) depth K=0 took 12 ms
May 24, 2018 9:43:27 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property CircularTrains-PT-096-ReachabilityFireability-08(UNSAT) depth K=0 took 12 ms
May 24, 2018 9:43:27 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property CircularTrains-PT-096-ReachabilityFireability-09(UNSAT) depth K=0 took 12 ms
May 24, 2018 9:43:27 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property CircularTrains-PT-096-ReachabilityFireability-10(UNSAT) depth K=0 took 12 ms
May 24, 2018 9:43:27 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property CircularTrains-PT-096-ReachabilityFireability-11(UNSAT) depth K=0 took 32 ms
May 24, 2018 9:43:27 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property CircularTrains-PT-096-ReachabilityFireability-12(UNSAT) depth K=0 took 17 ms
May 24, 2018 9:43:27 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property CircularTrains-PT-096-ReachabilityFireability-13(UNSAT) depth K=0 took 7 ms
May 24, 2018 9:43:27 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property CircularTrains-PT-096-ReachabilityFireability-14(UNSAT) depth K=0 took 12 ms
May 24, 2018 9:43:27 PM fr.lip6.move.gal.gal2smt.bmc.KInductionSolver computeAndDeclareInvariants
INFO: Computed 97 place invariants in 76 ms
May 24, 2018 9:43:27 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property CircularTrains-PT-096-ReachabilityFireability-15(UNSAT) depth K=0 took 21 ms
May 24, 2018 9:43:27 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property CircularTrains-PT-096-ReachabilityFireability-00(UNSAT) depth K=1 took 23 ms
May 24, 2018 9:43:27 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property CircularTrains-PT-096-ReachabilityFireability-01(UNSAT) depth K=1 took 9 ms
May 24, 2018 9:43:27 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property CircularTrains-PT-096-ReachabilityFireability-02(UNSAT) depth K=1 took 51 ms
May 24, 2018 9:43:27 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property CircularTrains-PT-096-ReachabilityFireability-03(UNSAT) depth K=1 took 24 ms
May 24, 2018 9:43:27 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property CircularTrains-PT-096-ReachabilityFireability-05(UNSAT) depth K=1 took 21 ms
May 24, 2018 9:43:27 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property CircularTrains-PT-096-ReachabilityFireability-06(UNSAT) depth K=1 took 15 ms
May 24, 2018 9:43:27 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property CircularTrains-PT-096-ReachabilityFireability-07(UNSAT) depth K=1 took 17 ms
May 24, 2018 9:43:27 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property CircularTrains-PT-096-ReachabilityFireability-08(UNSAT) depth K=1 took 21 ms
May 24, 2018 9:43:27 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property CircularTrains-PT-096-ReachabilityFireability-09(UNSAT) depth K=1 took 12 ms
May 24, 2018 9:43:27 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property CircularTrains-PT-096-ReachabilityFireability-10(UNSAT) depth K=1 took 19 ms
May 24, 2018 9:43:27 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property CircularTrains-PT-096-ReachabilityFireability-11(UNSAT) depth K=1 took 16 ms
May 24, 2018 9:43:27 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property CircularTrains-PT-096-ReachabilityFireability-12(UNSAT) depth K=1 took 23 ms
May 24, 2018 9:43:27 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property CircularTrains-PT-096-ReachabilityFireability-13(UNSAT) depth K=1 took 43 ms
May 24, 2018 9:43:27 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property CircularTrains-PT-096-ReachabilityFireability-14(UNSAT) depth K=1 took 17 ms
May 24, 2018 9:43:27 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property CircularTrains-PT-096-ReachabilityFireability-15(UNSAT) depth K=1 took 22 ms
May 24, 2018 9:43:28 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property CircularTrains-PT-096-ReachabilityFireability-00(UNSAT) depth K=2 took 515 ms
May 24, 2018 9:43:28 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property CircularTrains-PT-096-ReachabilityFireability-01(UNSAT) depth K=2 took 641 ms
May 24, 2018 9:43:28 PM fr.lip6.move.gal.gal2smt.bmc.KInductionSolver init
INFO: Proved 192 variables to be positive in 2000 ms
May 24, 2018 9:43:28 PM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver computeAblingMatrix
INFO: Computing symmetric may disable matrix : 96 transitions.
May 24, 2018 9:43:28 PM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver printStats
INFO: Computation of disable matrix completed :0/96 took 0 ms. Total solver calls (SAT/UNSAT): 0(0/0)
May 24, 2018 9:43:28 PM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver printStats
INFO: Computation of Complete disable matrix. took 6 ms. Total solver calls (SAT/UNSAT): 0(0/0)
May 24, 2018 9:43:28 PM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver computeAblingMatrix
INFO: Computing symmetric may enable matrix : 96 transitions.
May 24, 2018 9:43:28 PM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver printStats
INFO: Computation of Complete enable matrix. took 5 ms. Total solver calls (SAT/UNSAT): 0(0/0)
May 24, 2018 9:43:28 PM fr.lip6.move.gal.gal2smt.bmc.KInductionSolver init
INFO: Proved 192 variables to be positive in 1801 ms
May 24, 2018 9:43:29 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runKInduction
INFO: Induction result is SAT, non conclusive we might be starting from unreachable statesCircularTrains-PT-096-ReachabilityFireability-00
May 24, 2018 9:43:29 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runKInduction
INFO: KInduction solution for property CircularTrains-PT-096-ReachabilityFireability-00(SAT) depth K=0 took 252 ms
May 24, 2018 9:43:29 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runKInduction
INFO: Induction result is SAT, non conclusive we might be starting from unreachable statesCircularTrains-PT-096-ReachabilityFireability-01
May 24, 2018 9:43:29 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runKInduction
INFO: KInduction solution for property CircularTrains-PT-096-ReachabilityFireability-01(SAT) depth K=0 took 338 ms
May 24, 2018 9:43:29 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property CircularTrains-PT-096-ReachabilityFireability-02(UNSAT) depth K=2 took 1150 ms
May 24, 2018 9:43:30 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runKInduction
INFO: Induction result is SAT, non conclusive we might be starting from unreachable statesCircularTrains-PT-096-ReachabilityFireability-02
May 24, 2018 9:43:30 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runKInduction
INFO: KInduction solution for property CircularTrains-PT-096-ReachabilityFireability-02(SAT) depth K=0 took 504 ms
May 24, 2018 9:43:30 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property CircularTrains-PT-096-ReachabilityFireability-03(UNSAT) depth K=2 took 589 ms
May 24, 2018 9:43:30 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runKInduction
INFO: Induction result is SAT, non conclusive we might be starting from unreachable statesCircularTrains-PT-096-ReachabilityFireability-03
May 24, 2018 9:43:30 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runKInduction
INFO: KInduction solution for property CircularTrains-PT-096-ReachabilityFireability-03(SAT) depth K=0 took 778 ms
May 24, 2018 9:43:31 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runKInduction
INFO: Induction result is SAT, non conclusive we might be starting from unreachable statesCircularTrains-PT-096-ReachabilityFireability-05
May 24, 2018 9:43:31 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runKInduction
INFO: KInduction solution for property CircularTrains-PT-096-ReachabilityFireability-05(SAT) depth K=0 took 269 ms
May 24, 2018 9:43:31 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property CircularTrains-PT-096-ReachabilityFireability-05(UNSAT) depth K=2 took 782 ms
May 24, 2018 9:43:32 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property CircularTrains-PT-096-ReachabilityFireability-06(UNSAT) depth K=2 took 795 ms
May 24, 2018 9:43:32 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runKInduction
INFO: Induction result is SAT, non conclusive we might be starting from unreachable statesCircularTrains-PT-096-ReachabilityFireability-06
May 24, 2018 9:43:32 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runKInduction
INFO: KInduction solution for property CircularTrains-PT-096-ReachabilityFireability-06(SAT) depth K=0 took 1404 ms
May 24, 2018 9:43:32 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property CircularTrains-PT-096-ReachabilityFireability-07(UNSAT) depth K=2 took 740 ms
May 24, 2018 9:43:33 PM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver computeCoEnablingMatrix
INFO: Computing symmetric co enabling matrix : 96 transitions.
May 24, 2018 9:43:33 PM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver printStats
INFO: Computation of co-enabling matrix(0/96) took 34 ms. Total solver calls (SAT/UNSAT): 3(3/0)
May 24, 2018 9:43:33 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property CircularTrains-PT-096-ReachabilityFireability-08(UNSAT) depth K=2 took 725 ms
May 24, 2018 9:43:33 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runKInduction
INFO: Induction result is SAT, non conclusive we might be starting from unreachable statesCircularTrains-PT-096-ReachabilityFireability-07
May 24, 2018 9:43:33 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runKInduction
INFO: KInduction solution for property CircularTrains-PT-096-ReachabilityFireability-07(SAT) depth K=0 took 1146 ms
May 24, 2018 9:43:33 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runKInduction
INFO: Induction result is UNSAT, proved invariant CircularTrains-PT-096-ReachabilityFireability-08
May 24, 2018 9:43:33 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runKInduction
INFO: Induction result is UNSAT, successfully proved induction at step 0 for CircularTrains-PT-096-ReachabilityFireability-08
May 24, 2018 9:43:33 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runKInduction
INFO: KInduction solution for property CircularTrains-PT-096-ReachabilityFireability-08(TRUE) depth K=0 took 119 ms
May 24, 2018 9:43:34 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runKInduction
INFO: Induction result is SAT, non conclusive we might be starting from unreachable statesCircularTrains-PT-096-ReachabilityFireability-09
May 24, 2018 9:43:34 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runKInduction
INFO: KInduction solution for property CircularTrains-PT-096-ReachabilityFireability-09(SAT) depth K=0 took 425 ms
May 24, 2018 9:43:34 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property CircularTrains-PT-096-ReachabilityFireability-09(UNSAT) depth K=2 took 707 ms
May 24, 2018 9:43:34 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property CircularTrains-PT-096-ReachabilityFireability-10(UNSAT) depth K=2 took 322 ms
May 24, 2018 9:43:34 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runKInduction
INFO: Induction result is SAT, non conclusive we might be starting from unreachable statesCircularTrains-PT-096-ReachabilityFireability-10
May 24, 2018 9:43:34 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runKInduction
INFO: KInduction solution for property CircularTrains-PT-096-ReachabilityFireability-10(SAT) depth K=0 took 367 ms
May 24, 2018 9:43:34 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property CircularTrains-PT-096-ReachabilityFireability-11(UNSAT) depth K=2 took 429 ms
May 24, 2018 9:43:35 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property CircularTrains-PT-096-ReachabilityFireability-12(UNSAT) depth K=2 took 394 ms
May 24, 2018 9:43:35 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runKInduction
INFO: Induction result is SAT, non conclusive we might be starting from unreachable statesCircularTrains-PT-096-ReachabilityFireability-11
May 24, 2018 9:43:35 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runKInduction
INFO: KInduction solution for property CircularTrains-PT-096-ReachabilityFireability-11(SAT) depth K=0 took 1195 ms
May 24, 2018 9:43:36 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runKInduction
INFO: Induction result is SAT, non conclusive we might be starting from unreachable statesCircularTrains-PT-096-ReachabilityFireability-12
May 24, 2018 9:43:36 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runKInduction
INFO: KInduction solution for property CircularTrains-PT-096-ReachabilityFireability-12(SAT) depth K=0 took 285 ms
May 24, 2018 9:43:36 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runKInduction
INFO: Induction result is SAT, non conclusive we might be starting from unreachable statesCircularTrains-PT-096-ReachabilityFireability-13
May 24, 2018 9:43:36 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runKInduction
INFO: KInduction solution for property CircularTrains-PT-096-ReachabilityFireability-13(SAT) depth K=0 took 368 ms
May 24, 2018 9:43:36 PM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver printStats
INFO: Computation of co-enabling matrix(10/96) took 3292 ms. Total solver calls (SAT/UNSAT): 317(294/23)
May 24, 2018 9:43:36 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property CircularTrains-PT-096-ReachabilityFireability-13(UNSAT) depth K=2 took 1295 ms
May 24, 2018 9:43:37 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property CircularTrains-PT-096-ReachabilityFireability-14(UNSAT) depth K=2 took 754 ms
May 24, 2018 9:43:37 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runKInduction
INFO: Induction result is SAT, non conclusive we might be starting from unreachable statesCircularTrains-PT-096-ReachabilityFireability-14
May 24, 2018 9:43:37 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runKInduction
INFO: KInduction solution for property CircularTrains-PT-096-ReachabilityFireability-14(SAT) depth K=0 took 1263 ms
May 24, 2018 9:43:38 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runKInduction
INFO: Induction result is SAT, non conclusive we might be starting from unreachable statesCircularTrains-PT-096-ReachabilityFireability-15
May 24, 2018 9:43:38 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runKInduction
INFO: KInduction solution for property CircularTrains-PT-096-ReachabilityFireability-15(SAT) depth K=0 took 392 ms
May 24, 2018 9:43:38 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property CircularTrains-PT-096-ReachabilityFireability-15(UNSAT) depth K=2 took 819 ms
May 24, 2018 9:43:39 PM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver printStats
INFO: Computation of co-enabling matrix(29/96) took 6293 ms. Total solver calls (SAT/UNSAT): 614(560/54)
May 24, 2018 9:43:39 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runKInduction
INFO: Induction result is SAT, non conclusive we might be starting from unreachable statesCircularTrains-PT-096-ReachabilityFireability-00
May 24, 2018 9:43:39 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runKInduction
INFO: KInduction solution for property CircularTrains-PT-096-ReachabilityFireability-00(SAT) depth K=1 took 1747 ms
May 24, 2018 9:43:40 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property CircularTrains-PT-096-ReachabilityFireability-00(UNSAT) depth K=3 took 2435 ms
May 24, 2018 9:43:42 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runKInduction
INFO: Induction result is SAT, non conclusive we might be starting from unreachable statesCircularTrains-PT-096-ReachabilityFireability-01
May 24, 2018 9:43:42 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runKInduction
INFO: KInduction solution for property CircularTrains-PT-096-ReachabilityFireability-01(SAT) depth K=1 took 2512 ms
May 24, 2018 9:43:42 PM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver printStats
INFO: Computation of co-enabling matrix(53/96) took 9474 ms. Total solver calls (SAT/UNSAT): 935(849/86)
May 24, 2018 9:43:43 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runKInduction
INFO: Induction result is SAT, non conclusive we might be starting from unreachable statesCircularTrains-PT-096-ReachabilityFireability-02
May 24, 2018 9:43:43 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runKInduction
INFO: KInduction solution for property CircularTrains-PT-096-ReachabilityFireability-02(SAT) depth K=1 took 826 ms
May 24, 2018 9:43:45 PM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver printStats
INFO: Computation of co-enabling matrix(69/96) took 12488 ms. Total solver calls (SAT/UNSAT): 1227(1133/94)
May 24, 2018 9:43:46 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runKInduction
INFO: Induction result is SAT, non conclusive we might be starting from unreachable statesCircularTrains-PT-096-ReachabilityFireability-03
May 24, 2018 9:43:46 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runKInduction
INFO: KInduction solution for property CircularTrains-PT-096-ReachabilityFireability-03(SAT) depth K=1 took 2866 ms
May 24, 2018 9:43:47 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property CircularTrains-PT-096-ReachabilityFireability-01(UNSAT) depth K=3 took 6560 ms
May 24, 2018 9:43:47 PM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver printStats
INFO: Computation of Finished co-enabling matrix. took 14291 ms. Total solver calls (SAT/UNSAT): 1388(1285/103)
May 24, 2018 9:43:47 PM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver computeDoNotAccord
INFO: Computing Do-Not-Accords matrix : 96 transitions.
May 24, 2018 9:43:47 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runKInduction
INFO: Induction result is SAT, non conclusive we might be starting from unreachable statesCircularTrains-PT-096-ReachabilityFireability-05
May 24, 2018 9:43:47 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runKInduction
INFO: KInduction solution for property CircularTrains-PT-096-ReachabilityFireability-05(SAT) depth K=1 took 1437 ms
May 24, 2018 9:43:48 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runKInduction
INFO: Induction result is SAT, non conclusive we might be starting from unreachable statesCircularTrains-PT-096-ReachabilityFireability-06
May 24, 2018 9:43:48 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runKInduction
INFO: KInduction solution for property CircularTrains-PT-096-ReachabilityFireability-06(SAT) depth K=1 took 1292 ms
May 24, 2018 9:43:49 PM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver printStats
INFO: Computation of Completed DNA matrix. took 1851 ms. Total solver calls (SAT/UNSAT): 89(0/89)
May 24, 2018 9:43:49 PM fr.lip6.move.gal.gal2pins.Gal2PinsTransformerNext transform
INFO: Built C files in 22854ms conformant to PINS in folder :/home/mcc/execution
May 24, 2018 9:43:49 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runKInduction
INFO: Induction result is SAT, non conclusive we might be starting from unreachable statesCircularTrains-PT-096-ReachabilityFireability-07
May 24, 2018 9:43:49 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runKInduction
INFO: KInduction solution for property CircularTrains-PT-096-ReachabilityFireability-07(SAT) depth K=1 took 955 ms
May 24, 2018 9:43:50 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runKInduction
INFO: Induction result is SAT, non conclusive we might be starting from unreachable statesCircularTrains-PT-096-ReachabilityFireability-09
May 24, 2018 9:43:50 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runKInduction
INFO: KInduction solution for property CircularTrains-PT-096-ReachabilityFireability-09(SAT) depth K=1 took 1157 ms
May 24, 2018 9:43:54 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd checkProperties
WARNING: Interrupting SMT solver.
May 24, 2018 9:43:54 PM fr.lip6.move.gal.gal2smt.bmc.NextBMCSolver checkSat
WARNING: SMT solver unexpectedly returned 'unknown' answer, retrying.
java.lang.RuntimeException: SMT solver raised an exception or timeout :(error "Failed to check-sat")
at fr.lip6.move.gal.gal2smt.bmc.NextBMCSolver.checkSat(NextBMCSolver.java:297)
at fr.lip6.move.gal.gal2smt.bmc.NextBMCSolver.checkSat(NextBMCSolver.java:305)
at fr.lip6.move.gal.gal2smt.bmc.NextBMCSolver.verifyAssertion(NextBMCSolver.java:452)
at fr.lip6.move.gal.gal2smt.bmc.NextBMCSolver.verify(NextBMCSolver.java:435)
at fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd.runBMC(Gal2SMTFrontEnd.java:378)
at fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd.access$0(Gal2SMTFrontEnd.java:350)
at fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd$1.run(Gal2SMTFrontEnd.java:159)
at java.lang.Thread.run(Thread.java:748)
May 24, 2018 9:43:54 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
WARNING: Unexpected error occurred while running SMT. Was verifying CircularTrains-PT-096-ReachabilityFireability-02 SMT depth 3
java.lang.RuntimeException: java.lang.RuntimeException: SMT solver raised an exception or timeout :(error "Failed to check-sat")
at fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd.runBMC(Gal2SMTFrontEnd.java:404)
at fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd.access$0(Gal2SMTFrontEnd.java:350)
at fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd$1.run(Gal2SMTFrontEnd.java:159)
at java.lang.Thread.run(Thread.java:748)
Caused by: java.lang.RuntimeException: SMT solver raised an exception or timeout :(error "Failed to check-sat")
at fr.lip6.move.gal.gal2smt.bmc.NextBMCSolver.checkSat(NextBMCSolver.java:297)
at fr.lip6.move.gal.gal2smt.bmc.NextBMCSolver.checkSat(NextBMCSolver.java:305)
at fr.lip6.move.gal.gal2smt.bmc.NextBMCSolver.verifyAssertion(NextBMCSolver.java:452)
at fr.lip6.move.gal.gal2smt.bmc.NextBMCSolver.verify(NextBMCSolver.java:435)
at fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd.runBMC(Gal2SMTFrontEnd.java:378)
... 3 more
May 24, 2018 9:43:54 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: During BMC, SMT solver timed out at depth 3
May 24, 2018 9:43:54 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solving timed out (3600000 secs) at depth 3
java.lang.RuntimeException: SMT solver raised an exception or timeout :(error "Solver has unexpectedly terminated")
at fr.lip6.move.gal.gal2smt.bmc.NextBMCSolver.checkSat(NextBMCSolver.java:297)
at fr.lip6.move.gal.gal2smt.bmc.KInductionSolver.verify(KInductionSolver.java:573)
at fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd.runKInduction(Gal2SMTFrontEnd.java:301)
at fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd.access$1(Gal2SMTFrontEnd.java:274)
at fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd$2.run(Gal2SMTFrontEnd.java:166)
at java.lang.Thread.run(Thread.java:748)
May 24, 2018 9:43:54 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runKInduction
WARNING: Unexpected error occurred while running SMT. Was verifying CircularTrains-PT-096-ReachabilityFireability-10 K-induction depth 1
Exception in thread "Thread-8" java.lang.RuntimeException: java.lang.RuntimeException: SMT solver raised an exception or timeout :(error "Solver has unexpectedly terminated")
at fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd.runKInduction(Gal2SMTFrontEnd.java:336)
at fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd.access$1(Gal2SMTFrontEnd.java:274)
at fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd$2.run(Gal2SMTFrontEnd.java:166)
at java.lang.Thread.run(Thread.java:748)
Caused by: java.lang.RuntimeException: SMT solver raised an exception or timeout :(error "Solver has unexpectedly terminated")
at fr.lip6.move.gal.gal2smt.bmc.NextBMCSolver.checkSat(NextBMCSolver.java:297)
at fr.lip6.move.gal.gal2smt.bmc.KInductionSolver.verify(KInductionSolver.java:573)
at fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd.runKInduction(Gal2SMTFrontEnd.java:301)
... 3 more
May 24, 2018 9:43:54 PM fr.lip6.move.gal.application.SMTRunner$2 run
INFO: SMT solved 2/ 16 properties. Interrupting other analysis methods.

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="CircularTrains-PT-096"
export BK_EXAMINATION="ReachabilityFireability"
export BK_TOOL="itstoolsl"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

tar xzf /home/mcc/BenchKit/INPUTS/CircularTrains-PT-096.tgz
mv CircularTrains-PT-096 execution
cd execution
pwd
ls -lh

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-3637"
echo " Executing tool itstoolsl"
echo " Input is CircularTrains-PT-096, examination is ReachabilityFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r045-smll-152646361500028"
echo "====================================================================="
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "ReachabilityFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "ReachabilityFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "ReachabilityFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property ReachabilityFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "ReachabilityFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' ReachabilityFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;