fond
Model Checking Contest 2018
8th edition, Bratislava, Slovakia, June 26, 2018
Execution of r044-smll-152646360200019
Last Updated
June 26, 2018

About the Execution of ITS-Tools for CircularTrains-PT-048

Execution Summary
Max Memory
Used (MB)
Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
15753.500 5180.00 10171.00 422.40 FFFTTTFTTFFTFFFF normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Waiting for the VM to be ready (probing ssh)
................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
/home/mcc/execution
total 204K
-rw-r--r-- 1 mcc users 3.2K May 15 18:54 CTLCardinality.txt
-rw-r--r-- 1 mcc users 17K May 15 18:54 CTLCardinality.xml
-rw-r--r-- 1 mcc users 2.7K May 15 18:54 CTLFireability.txt
-rw-r--r-- 1 mcc users 16K May 15 18:54 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.0K May 15 18:49 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.0K May 15 18:49 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 2.5K May 15 18:54 LTLCardinality.txt
-rw-r--r-- 1 mcc users 11K May 15 18:54 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K May 15 18:54 LTLFireability.txt
-rw-r--r-- 1 mcc users 9.6K May 15 18:54 LTLFireability.xml
-rw-r--r-- 1 mcc users 3.5K May 15 18:54 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 17K May 15 18:54 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 112 May 15 18:54 ReachabilityDeadlock.txt
-rw-r--r-- 1 mcc users 350 May 15 18:54 ReachabilityDeadlock.xml
-rw-r--r-- 1 mcc users 3.1K May 15 18:54 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 17K May 15 18:54 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K May 15 18:54 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K May 15 18:54 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 15 18:49 equiv_col
-rw-r--r-- 1 mcc users 4 May 15 18:49 instance
-rw-r--r-- 1 mcc users 6 May 15 18:49 iscolored
-rw-r--r-- 1 mcc users 37K May 15 18:49 model.pnml
=====================================================================
Generated by BenchKit 2-3637
Executing tool itstools
Input is CircularTrains-PT-048, examination is ReachabilityCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r044-smll-152646360200019
=====================================================================


--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME CircularTrains-PT-048-ReachabilityCardinality-00
FORMULA_NAME CircularTrains-PT-048-ReachabilityCardinality-01
FORMULA_NAME CircularTrains-PT-048-ReachabilityCardinality-02
FORMULA_NAME CircularTrains-PT-048-ReachabilityCardinality-03
FORMULA_NAME CircularTrains-PT-048-ReachabilityCardinality-04
FORMULA_NAME CircularTrains-PT-048-ReachabilityCardinality-05
FORMULA_NAME CircularTrains-PT-048-ReachabilityCardinality-06
FORMULA_NAME CircularTrains-PT-048-ReachabilityCardinality-07
FORMULA_NAME CircularTrains-PT-048-ReachabilityCardinality-08
FORMULA_NAME CircularTrains-PT-048-ReachabilityCardinality-09
FORMULA_NAME CircularTrains-PT-048-ReachabilityCardinality-10
FORMULA_NAME CircularTrains-PT-048-ReachabilityCardinality-11
FORMULA_NAME CircularTrains-PT-048-ReachabilityCardinality-12
FORMULA_NAME CircularTrains-PT-048-ReachabilityCardinality-13
FORMULA_NAME CircularTrains-PT-048-ReachabilityCardinality-14
FORMULA_NAME CircularTrains-PT-048-ReachabilityCardinality-15

=== Now, execution of the tool begins

BK_START 1526464896397

Using solver Z3 to compute partial order matrices.
Built C files in :
/home/mcc/execution
Invoking ITS tools like this :CommandLine [args=[/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.201805151631/bin/its-reach-linux64, --gc-threshold, 2000000, --quiet, -i, /home/mcc/execution/ReachabilityCardinality.pnml.gal, -t, CGAL, -reachable-file, ReachabilityCardinality.prop, --nowitness], workingDir=/home/mcc/execution]

its-reach command run as :

/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.201805151631/bin/its-reach-linux64 --gc-threshold 2000000 --quiet -i /home/mcc/execution/ReachabilityCardinality.pnml.gal -t CGAL -reachable-file ReachabilityCardinality.prop --nowitness
Loading property file ReachabilityCardinality.prop.
Read [invariant] property : CircularTrains-PT-048-ReachabilityCardinality-00 with value :(!((!(Section_39<=F41))||((Section_31>=3)&&(F11>=2))))
Read [reachable] property : CircularTrains-PT-048-ReachabilityCardinality-01 with value :(!(((Section_48<=F15)&&(F25<=F34))||(!(Section_46>=2))))
Read [invariant] property : CircularTrains-PT-048-ReachabilityCardinality-02 with value :((((Section_27<=F5)&&(F23>=1))||((F17>=3)||(F19<=F38)))||(F10<=Section_44))
Read [invariant] property : CircularTrains-PT-048-ReachabilityCardinality-03 with value :(((!(Section_9>=3))||((Section_28>=1)||(Section_1>=2)))||(!((Section_14<=F19)&&(Section_38<=F24))))
Read [invariant] property : CircularTrains-PT-048-ReachabilityCardinality-04 with value :(!(Section_32>=2))
Read [invariant] property : CircularTrains-PT-048-ReachabilityCardinality-05 with value :(!(Section_27>=3))
Read [reachable] property : CircularTrains-PT-048-ReachabilityCardinality-06 with value :((Section_32>=2)&&(F10>=3))
Read [invariant] property : CircularTrains-PT-048-ReachabilityCardinality-07 with value :(!(((Section_27>=2)&&(F40>=2))&&(F36>=2)))
Read [invariant] property : CircularTrains-PT-048-ReachabilityCardinality-08 with value :(!((Section_1>=3)||(F36>=3)))
Read [reachable] property : CircularTrains-PT-048-ReachabilityCardinality-09 with value :((Section_18>=3)&&((Section_26>=1)||(!(F15<=Section_11))))
Read [reachable] property : CircularTrains-PT-048-ReachabilityCardinality-10 with value :(F21>=2)
Read [invariant] property : CircularTrains-PT-048-ReachabilityCardinality-11 with value :((!((Section_13>=3)&&(Section_41>=3)))||(((Section_29>=1)&&(Section_38<=Section_28))||((F33<=F3)&&(F20<=F23))))
Read [reachable] property : CircularTrains-PT-048-ReachabilityCardinality-12 with value :((((Section_45<=F40)||(Section_25<=Section_3))&&(!(F22>=2)))&&(Section_45>=2))
Read [reachable] property : CircularTrains-PT-048-ReachabilityCardinality-13 with value :((F46>=3)&&((!(F39<=F27))||((F26>=1)&&(Section_3>=3))))
Read [reachable] property : CircularTrains-PT-048-ReachabilityCardinality-14 with value :(Section_25>=3)
Read [reachable] property : CircularTrains-PT-048-ReachabilityCardinality-15 with value :(Section_8>=3)
Presburger conditions satisfied. Using coverability to approximate state space in K-Induction.
// Phase 1: matrix 48 rows 96 cols
invariant :F6 + -1'Section_5 + Section_7 + -1'F5 = -1
invariant :Section_48 + F47 + Section_47 = 2
invariant :Section_21 + Section_20 + F20 = 2
invariant :F44 + Section_45 + Section_44 = 2
invariant :Section_39 + F39 + Section_40 = 1
invariant :F48 + -1'F47 + -1'Section_47 + Section_1 = -1
invariant :Section_41 + F40 + Section_40 = 1
invariant :Section_18 + Section_17 + F17 = 2
invariant :Section_32 + F31 + Section_31 = 1
invariant :Section_25 + Section_24 + F24 = 1
invariant :Section_14 + F13 + Section_13 = 1
invariant :F12 + Section_10 + F10 + -1'F11 + Section_13 = 0
invariant :Section_38 + -1'F39 + -1'Section_40 + F38 = 1
invariant :Section_23 + F22 + Section_22 = 1
invariant :F33 + -1'F34 + Section_33 + -1'Section_35 = 0
invariant :Section_28 + -1'Section_26 + F27 + -1'F26 = -1
invariant :Section_9 + F8 + Section_8 = 2
invariant :F19 + Section_19 + Section_20 = 1
invariant :Section_27 + Section_26 + F26 = 2
invariant :F3 + Section_3 + -1'Section_5 + -1'F4 = 0
invariant :F30 + -1'F29 + Section_31 + -1'Section_29 = -1
invariant :F21 + -1'Section_20 + Section_22 + -1'F20 = -1
invariant :F23 + Section_24 + -1'F22 + -1'Section_22 = 1
invariant :Section_34 + F34 + Section_35 = 1
invariant :F18 + -1'Section_17 + Section_19 + -1'F17 = -1
invariant :Section_2 + F1 + Section_1 = 1
invariant :F45 + Section_45 + Section_46 = 1
invariant :F16 + -1'Section_15 + Section_17 + -1'F15 = 0
invariant :Section_6 + Section_5 + F5 = 2
invariant :F42 + F34 + F40 + -1'Section_33 + F29 + F1 + -1'Section_45 + F15 + -1'Section_3 + -1'Section_26 + -1'Section_10 + F47 + F8 + F31 + F24 + F27 + Section_5 + F13 + -1'Section_19 + F36 + -1'Section_44 + F22 + -1'Section_7 + F5 + F11 + F4 + F20 + F17 + F38 + -1'Section_46 = 12
invariant :F37 + F39 + Section_40 + -1'F36 + Section_35 + -1'F38 + F35 = 1
invariant :Section_11 + Section_10 + F10 = 1
invariant :Section_36 + Section_35 + F35 = 2
invariant :F2 + -1'F1 + Section_3 + -1'Section_1 = 1
invariant :Section_42 + -1'F40 + -1'Section_40 + F41 = 1
invariant :Section_16 + Section_15 + F15 = 1
invariant :F25 + -1'Section_24 + Section_26 + -1'F24 = 0
invariant :Section_37 + F36 + -1'Section_35 + -1'F35 = -1
invariant :F43 + F34 + -1'Section_33 + F29 + F1 + -1'Section_45 + F15 + -1'Section_3 + -1'Section_26 + -1'Section_10 + F47 + F8 + F31 + F24 + F27 + Section_5 + F13 + -1'Section_19 + -1'Section_40 + F36 + F22 + -1'Section_7 + F5 + F11 + F4 + F41 + F20 + F17 + F38 + -1'Section_46 = 13
invariant :Section_4 + Section_5 + F4 = 1
invariant :Section_30 + F29 + Section_29 = 2
invariant :F32 + Section_33 + -1'F31 + -1'Section_31 = 1
invariant :F28 + Section_26 + -1'F27 + F26 + Section_29 = 2
invariant :F14 + Section_15 + -1'F13 + -1'Section_13 = 1
invariant :Section_43 + -1'F34 + Section_33 + -1'F29 + -1'F1 + Section_45 + -1'F15 + Section_3 + Section_26 + Section_10 + -1'F47 + -1'F8 + -1'F31 + -1'F24 + -1'F27 + -1'Section_5 + -1'F13 + Section_19 + Section_40 + -1'F36 + Section_44 + -1'F22 + Section_7 + -1'F5 + -1'F11 + -1'F4 + -1'F41 + -1'F20 + -1'F17 + -1'F38 + Section_46 = -12
invariant :F9 + Section_10 + -1'F8 + -1'Section_8 = -1
invariant :F7 + Section_8 + Section_7 = 1
invariant :Section_12 + -1'Section_10 + -1'F10 + F11 = 1
invariant :F46 + Section_47 + Section_46 = 1
Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
CircularTrains\_PT\_048\_flat\_flat,2.39735e+10,0.342313,10488,2,3060,5,36905,6,0,435,37109,0
Total reachable state count : 23973456915

Verifying 16 reachability properties.
Invariant property CircularTrains-PT-048-ReachabilityCardinality-00 does not hold.
FORMULA CircularTrains-PT-048-ReachabilityCardinality-00 FALSE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
CircularTrains-PT-048-ReachabilityCardinality-00,1.4557e+08,0.343812,10536,2,1995,6,36905,7,0,444,37109,0
Reachability property CircularTrains-PT-048-ReachabilityCardinality-01 does not hold.
FORMULA CircularTrains-PT-048-ReachabilityCardinality-01 FALSE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING
No reachable states exhibit your property : CircularTrains-PT-048-ReachabilityCardinality-01

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
CircularTrains-PT-048-ReachabilityCardinality-01,0,0.344724,10752,1,0,6,36905,8,0,452,37109,0
Invariant property CircularTrains-PT-048-ReachabilityCardinality-02 does not hold.
FORMULA CircularTrains-PT-048-ReachabilityCardinality-02 FALSE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
CircularTrains-PT-048-ReachabilityCardinality-02,1,0.349141,10920,2,97,7,36905,9,0,471,37109,0
Invariant property CircularTrains-PT-048-ReachabilityCardinality-03 is true.
FORMULA CircularTrains-PT-048-ReachabilityCardinality-03 TRUE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
CircularTrains-PT-048-ReachabilityCardinality-03,0,0.35561,10920,1,0,7,36905,10,0,489,37109,0
Invariant property CircularTrains-PT-048-ReachabilityCardinality-04 is true.
FORMULA CircularTrains-PT-048-ReachabilityCardinality-04 TRUE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
CircularTrains-PT-048-ReachabilityCardinality-04,0,0.356422,10920,1,0,7,36905,11,0,490,37109,0
Invariant property CircularTrains-PT-048-ReachabilityCardinality-05 is true.
FORMULA CircularTrains-PT-048-ReachabilityCardinality-05 TRUE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
CircularTrains-PT-048-ReachabilityCardinality-05,0,0.358092,10920,1,0,7,36905,12,0,491,37109,0
Reachability property CircularTrains-PT-048-ReachabilityCardinality-06 does not hold.
FORMULA CircularTrains-PT-048-ReachabilityCardinality-06 FALSE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING
No reachable states exhibit your property : CircularTrains-PT-048-ReachabilityCardinality-06

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
CircularTrains-PT-048-ReachabilityCardinality-06,0,0.3599,10920,1,0,7,36905,13,0,493,37109,0
Invariant property CircularTrains-PT-048-ReachabilityCardinality-07 is true.
FORMULA CircularTrains-PT-048-ReachabilityCardinality-07 TRUE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
CircularTrains-PT-048-ReachabilityCardinality-07,0,0.360891,10920,1,0,7,36905,14,0,497,37109,0
Invariant property CircularTrains-PT-048-ReachabilityCardinality-08 is true.
FORMULA CircularTrains-PT-048-ReachabilityCardinality-08 TRUE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
CircularTrains-PT-048-ReachabilityCardinality-08,0,0.364006,10920,1,0,7,36905,15,0,500,37109,0
Reachability property CircularTrains-PT-048-ReachabilityCardinality-09 does not hold.
FORMULA CircularTrains-PT-048-ReachabilityCardinality-09 FALSE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING
No reachable states exhibit your property : CircularTrains-PT-048-ReachabilityCardinality-09

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
CircularTrains-PT-048-ReachabilityCardinality-09,0,0.365609,10920,1,0,7,36905,16,0,504,37109,0
Reachability property CircularTrains-PT-048-ReachabilityCardinality-10 does not hold.
FORMULA CircularTrains-PT-048-ReachabilityCardinality-10 FALSE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING
No reachable states exhibit your property : CircularTrains-PT-048-ReachabilityCardinality-10

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
CircularTrains-PT-048-ReachabilityCardinality-10,0,0.366745,10920,1,0,7,36905,17,0,505,37109,0
Invariant property CircularTrains-PT-048-ReachabilityCardinality-11 is true.
FORMULA CircularTrains-PT-048-ReachabilityCardinality-11 TRUE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
CircularTrains-PT-048-ReachabilityCardinality-11,0,0.370183,10920,1,0,7,36905,18,0,515,37109,0
Reachability property CircularTrains-PT-048-ReachabilityCardinality-12 does not hold.
FORMULA CircularTrains-PT-048-ReachabilityCardinality-12 FALSE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING
No reachable states exhibit your property : CircularTrains-PT-048-ReachabilityCardinality-12

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
CircularTrains-PT-048-ReachabilityCardinality-12,0,0.370682,10920,1,0,7,36905,19,0,521,37109,0
Reachability property CircularTrains-PT-048-ReachabilityCardinality-13 does not hold.
FORMULA CircularTrains-PT-048-ReachabilityCardinality-13 FALSE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING
No reachable states exhibit your property : CircularTrains-PT-048-ReachabilityCardinality-13

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
CircularTrains-PT-048-ReachabilityCardinality-13,0,0.371156,10920,1,0,7,36905,20,0,527,37109,0
Reachability property CircularTrains-PT-048-ReachabilityCardinality-14 does not hold.
FORMULA CircularTrains-PT-048-ReachabilityCardinality-14 FALSE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING
No reachable states exhibit your property : CircularTrains-PT-048-ReachabilityCardinality-14

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
CircularTrains-PT-048-ReachabilityCardinality-14,0,0.372221,10920,1,0,7,36905,21,0,528,37109,0
Reachability property CircularTrains-PT-048-ReachabilityCardinality-15 does not hold.
FORMULA CircularTrains-PT-048-ReachabilityCardinality-15 FALSE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING
No reachable states exhibit your property : CircularTrains-PT-048-ReachabilityCardinality-15

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
CircularTrains-PT-048-ReachabilityCardinality-15,0,0.374391,10920,1,0,7,36905,22,0,529,37109,0
Running compilation step : CommandLine [args=[gcc, -c, -I/home/mcc/BenchKit//lts_install_dir//include, -I., -std=c99, -fPIC, -O3, model.c], workingDir=/home/mcc/execution]
WARNING : LTS min runner thread was asked to interrupt. Dying gracefully.

BK_STOP 1526464901577

--------------------
content from stderr:

+ export BINDIR=/home/mcc/BenchKit/
+ BINDIR=/home/mcc/BenchKit/
++ pwd
+ export MODEL=/home/mcc/execution
+ MODEL=/home/mcc/execution
+ /home/mcc/BenchKit//runeclipse.sh /home/mcc/execution ReachabilityCardinality -its -ltsminpath /home/mcc/BenchKit//lts_install_dir/ -smt
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ /home/mcc/BenchKit//itstools/its-tools -consoleLog -data /home/mcc/execution/workspace -pnfolder /home/mcc/execution -examination ReachabilityCardinality -z3path /home/mcc/BenchKit//z3/bin/z3 -yices2path /home/mcc/BenchKit//yices/bin/yices -its -ltsminpath /home/mcc/BenchKit//lts_install_dir/ -smt -vmargs -Dosgi.locking=none -Declipse.stateSaveDelayInterval=-1 -Dosgi.configuration.area=/tmp/.eclipse -Xss8m -Xms40m -Xmx8192m -Dfile.encoding=UTF-8 -Dosgi.requiredJavaVersion=1.6
May 16, 2018 10:01:39 AM fr.lip6.move.gal.application.Application start
INFO: Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, ReachabilityCardinality, -z3path, /home/mcc/BenchKit//z3/bin/z3, -yices2path, /home/mcc/BenchKit//yices/bin/yices, -its, -ltsminpath, /home/mcc/BenchKit//lts_install_dir/, -smt]
May 16, 2018 10:01:39 AM fr.lip6.move.gal.application.MccTranslator transformPNML
INFO: Parsing pnml file : /home/mcc/execution/model.pnml
May 16, 2018 10:01:39 AM fr.lip6.move.gal.nupn.PTNetReader loadFromXML
INFO: Load time of PNML (sax parser for PT used): 59 ms
May 16, 2018 10:01:39 AM fr.lip6.move.gal.pnml.togal.PTGALTransformer handlePage
INFO: Transformed 96 places.
May 16, 2018 10:01:39 AM fr.lip6.move.gal.pnml.togal.PTGALTransformer handlePage
INFO: Transformed 48 transitions.
May 16, 2018 10:01:39 AM fr.lip6.move.serialization.SerializationUtil systemToFile
INFO: Time to serialize gal into /home/mcc/execution/model.pnml.img.gal : 11 ms
May 16, 2018 10:01:39 AM fr.lip6.move.gal.instantiate.GALRewriter flatten
INFO: Flatten gal took : 71 ms
May 16, 2018 10:01:39 AM fr.lip6.move.gal.instantiate.GALRewriter flatten
INFO: Flatten gal took : 25 ms
May 16, 2018 10:01:39 AM fr.lip6.move.serialization.SerializationUtil systemToFile
INFO: Time to serialize gal into /home/mcc/execution/ReachabilityCardinality.pnml.gal : 14 ms
May 16, 2018 10:01:39 AM fr.lip6.move.serialization.SerializationUtil serializePropertiesForITSTools
INFO: Time to serialize properties into /home/mcc/execution/ReachabilityCardinality.prop : 1 ms
May 16, 2018 10:01:39 AM fr.lip6.move.gal.instantiate.GALRewriter flatten
INFO: Flatten gal took : 31 ms
May 16, 2018 10:01:39 AM fr.lip6.move.gal.semantics.DeterministicNextBuilder getDeterministicNext
INFO: Input system was already deterministic with 48 transitions.
May 16, 2018 10:01:40 AM fr.lip6.move.gal.semantics.DeterministicNextBuilder getDeterministicNext
INFO: Input system was already deterministic with 48 transitions.
May 16, 2018 10:01:40 AM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd checkProperties
INFO: Ran tautology test, simplified 0 / 16 in 440 ms.
May 16, 2018 10:01:40 AM fr.lip6.move.gal.gal2smt.bmc.KInductionSolver computeAndDeclareInvariants
INFO: Computed 49 place invariants in 48 ms
May 16, 2018 10:01:40 AM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property CircularTrains-PT-048-ReachabilityCardinality-00(UNSAT) depth K=0 took 14 ms
May 16, 2018 10:01:40 AM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property CircularTrains-PT-048-ReachabilityCardinality-01(UNSAT) depth K=0 took 1 ms
May 16, 2018 10:01:40 AM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property CircularTrains-PT-048-ReachabilityCardinality-02(UNSAT) depth K=0 took 1 ms
May 16, 2018 10:01:40 AM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property CircularTrains-PT-048-ReachabilityCardinality-03(UNSAT) depth K=0 took 12 ms
May 16, 2018 10:01:40 AM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property CircularTrains-PT-048-ReachabilityCardinality-04(UNSAT) depth K=0 took 2 ms
May 16, 2018 10:01:40 AM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property CircularTrains-PT-048-ReachabilityCardinality-05(UNSAT) depth K=0 took 0 ms
May 16, 2018 10:01:40 AM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property CircularTrains-PT-048-ReachabilityCardinality-06(UNSAT) depth K=0 took 9 ms
May 16, 2018 10:01:40 AM fr.lip6.move.gal.semantics.DeterministicNextBuilder getDeterministicNext
INFO: Input system was already deterministic with 48 transitions.
May 16, 2018 10:01:40 AM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property CircularTrains-PT-048-ReachabilityCardinality-07(UNSAT) depth K=0 took 27 ms
May 16, 2018 10:01:40 AM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property CircularTrains-PT-048-ReachabilityCardinality-08(UNSAT) depth K=0 took 5 ms
May 16, 2018 10:01:40 AM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property CircularTrains-PT-048-ReachabilityCardinality-09(UNSAT) depth K=0 took 12 ms
May 16, 2018 10:01:40 AM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property CircularTrains-PT-048-ReachabilityCardinality-10(UNSAT) depth K=0 took 3 ms
May 16, 2018 10:01:40 AM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property CircularTrains-PT-048-ReachabilityCardinality-11(UNSAT) depth K=0 took 12 ms
May 16, 2018 10:01:40 AM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property CircularTrains-PT-048-ReachabilityCardinality-12(UNSAT) depth K=0 took 2 ms
May 16, 2018 10:01:40 AM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property CircularTrains-PT-048-ReachabilityCardinality-13(UNSAT) depth K=0 took 3 ms
May 16, 2018 10:01:40 AM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property CircularTrains-PT-048-ReachabilityCardinality-14(UNSAT) depth K=0 took 6 ms
May 16, 2018 10:01:40 AM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property CircularTrains-PT-048-ReachabilityCardinality-15(UNSAT) depth K=0 took 1 ms
May 16, 2018 10:01:40 AM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property CircularTrains-PT-048-ReachabilityCardinality-08(UNSAT) depth K=1 took 10 ms
May 16, 2018 10:01:40 AM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd checkProperties
WARNING: Interrupting SMT solver.
May 16, 2018 10:01:40 AM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property CircularTrains-PT-048-ReachabilityCardinality-09(UNSAT) depth K=1 took 4 ms
May 16, 2018 10:01:40 AM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property CircularTrains-PT-048-ReachabilityCardinality-10(UNSAT) depth K=1 took 7 ms
May 16, 2018 10:01:40 AM fr.lip6.move.gal.gal2smt.bmc.NextBMCSolver checkSat
WARNING: SMT solver unexpectedly returned 'unknown' answer, retrying.
Skipping mayMatrices nes/nds SMT solver raised an exception or timeout :(error "Failed to check-sat")
May 16, 2018 10:01:40 AM org.smtlib.impl.Script execute
WARNING: Script execution failed on command (define-fun trsrc16 ((src (Array Int Int))(dst (Array Int Int))) Bool (and (_enabledsrc__16 src) (= (store (store (store (store src 6 (- (select src 6) 1)) 42 (+ (select src 42) 1)) 95 (- (select src 95) 1)) 14 (+ (select src 14) 1)) dst))) with error
May 16, 2018 10:01:40 AM org.smtlib.impl.Script execute
WARNING: Script execution failed on command (define-fun tr16 ((step Int)) Bool (trsrc16 (select s step) (select s (+ step 1)))) with error (error "Error writing to Z3 solver: java.io.IOException: Stream closed")
Exception in thread "Thread-8" java.lang.RuntimeException: Assertion failed : SMT solver produced unexpected response (error "Failed to assert expression: java.io.IOException: Broken pipe (or (not (or (not (and (<= 3 (select (select s 1) 85)) (<= 3 (select (select s 1) 11)))) (or (and (<= 1 (select (select s 1) 95)) (<= (select (select s 1) 2) (select (select s 1) 26))) (and (<= (select (select s 1) 33) (select (select s 1) 45)) (<= (select (select s 1) 90) (select (select s 1) 13)))))) (not (or (not (and (<= 3 (select (select s 1) 85)) (<= 3 (select (select s 1) 11)))) (or (and (<= 1 (select (select s 1) 95)) (<= (select (select s 1) 2) (select (select s 1) 26))) (and (<= (select (select s 1) 33) (select (select s 1) 45)) (<= (select (select s 1) 90) (select (select s 1) 13)))))))")
at fr.lip6.move.gal.gal2smt.bmc.NextBMCSolver.verifyAssertion(NextBMCSolver.java:450)
at fr.lip6.move.gal.gal2smt.bmc.NextBMCSolver.verify(NextBMCSolver.java:435)
at fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd.runBMC(Gal2SMTFrontEnd.java:378)
at fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd.access$0(Gal2SMTFrontEnd.java:350)
at fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd$1.run(Gal2SMTFrontEnd.java:159)
at java.lang.Thread.run(Thread.java:748)
java.lang.RuntimeException: Error when declaring system variables to SMT solver.(error "Error writing to Z3 solver: java.io.IOException: Stream closed")
at fr.lip6.move.gal.gal2smt.bmc.NextBMCSolver.init(NextBMCSolver.java:93)
at fr.lip6.move.gal.gal2smt.bmc.KInductionSolver.init(KInductionSolver.java:59)
at fr.lip6.move.gal.gal2smt.smt.ISMTSolver.init(ISMTSolver.java:17)
at fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd.runKInduction(Gal2SMTFrontEnd.java:278)
at fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd.access$1(Gal2SMTFrontEnd.java:274)
at fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd$2.run(Gal2SMTFrontEnd.java:166)
at java.lang.Thread.run(Thread.java:748)
java.lang.RuntimeException: SMT solver raised an exception or timeout :(error "Failed to check-sat")
at fr.lip6.move.gal.gal2smt.bmc.NextBMCSolver.checkSat(NextBMCSolver.java:297)
at fr.lip6.move.gal.gal2smt.bmc.NextBMCSolver.checkSat(NextBMCSolver.java:305)
at fr.lip6.move.gal.gal2smt.bmc.KInductionSolver.init(KInductionSolver.java:116)
at fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver.init(NecessaryEnablingsolver.java:71)
at fr.lip6.move.gal.gal2pins.Gal2PinsTransformerNext.printLabels(Gal2PinsTransformerNext.java:471)
at fr.lip6.move.gal.gal2pins.Gal2PinsTransformerNext.printDependencyMatrix(Gal2PinsTransformerNext.java:209)
at fr.lip6.move.gal.gal2pins.Gal2PinsTransformerNext.buildBodyFile(Gal2PinsTransformerNext.java:85)
at fr.lip6.move.gal.gal2pins.Gal2PinsTransformerNext.transform(Gal2PinsTransformerNext.java:830)
at fr.lip6.move.gal.application.LTSminRunner$1.run(LTSminRunner.java:71)
at java.lang.Thread.run(Thread.java:748)
May 16, 2018 10:01:40 AM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
WARNING: Unexpected error occurred while running SMT. Was verifying CircularTrains-PT-048-ReachabilityCardinality-11 SMT depth 1
java.lang.RuntimeException: java.lang.RuntimeException: Assertion failed : SMT solver produced unexpected response (error "Failed to assert expression: java.io.IOException: Broken pipe (or (not (or (not (and (<= 3 (select (select s 1) 85)) (<= 3 (select (select s 1) 11)))) (or (and (<= 1 (select (select s 1) 95)) (<= (select (select s 1) 2) (select (select s 1) 26))) (and (<= (select (select s 1) 33) (select (select s 1) 45)) (<= (select (select s 1) 90) (select (select s 1) 13)))))) (not (or (not (and (<= 3 (select (select s 1) 85)) (<= 3 (select (select s 1) 11)))) (or (and (<= 1 (select (select s 1) 95)) (<= (select (select s 1) 2) (select (select s 1) 26))) (and (<= (select (select s 1) 33) (select (select s 1) 45)) (<= (select (select s 1) 90) (select (select s 1) 13)))))))")
at fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd.runBMC(Gal2SMTFrontEnd.java:404)
at fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd.access$0(Gal2SMTFrontEnd.java:350)
at fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd$1.run(Gal2SMTFrontEnd.java:159)
at java.lang.Thread.run(Thread.java:748)
Caused by: java.lang.RuntimeException: Assertion failed : SMT solver produced unexpected response (error "Failed to assert expression: java.io.IOException: Broken pipe (or (not (or (not (and (<= 3 (select (select s 1) 85)) (<= 3 (select (select s 1) 11)))) (or (and (<= 1 (select (select s 1) 95)) (<= (select (select s 1) 2) (select (select s 1) 26))) (and (<= (select (select s 1) 33) (select (select s 1) 45)) (<= (select (select s 1) 90) (select (select s 1) 13)))))) (not (or (not (and (<= 3 (select (select s 1) 85)) (<= 3 (select (select s 1) 11)))) (or (and (<= 1 (select (select s 1) 95)) (<= (select (select s 1) 2) (select (select s 1) 26))) (and (<= (select (select s 1) 33) (select (select s 1) 45)) (<= (select (select s 1) 90) (select (select s 1) 13)))))))")
at fr.lip6.move.gal.gal2smt.bmc.NextBMCSolver.verifyAssertion(NextBMCSolver.java:450)
at fr.lip6.move.gal.gal2smt.bmc.NextBMCSolver.verify(NextBMCSolver.java:435)
at fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd.runBMC(Gal2SMTFrontEnd.java:378)
... 3 more
May 16, 2018 10:01:40 AM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: During BMC, SMT solver timed out at depth 1
May 16, 2018 10:01:40 AM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solving timed out (3600000 secs) at depth 1
May 16, 2018 10:01:40 AM fr.lip6.move.gal.application.SMTRunner$2 run
INFO: SMT solved 0/ 16 properties. Interrupting other analysis methods.
May 16, 2018 10:01:40 AM fr.lip6.move.gal.gal2pins.Gal2PinsTransformerNext transform
INFO: Built C files in 520ms conformant to PINS in folder :/home/mcc/execution

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="CircularTrains-PT-048"
export BK_EXAMINATION="ReachabilityCardinality"
export BK_TOOL="itstools"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

tar xzf /home/mcc/BenchKit/INPUTS/CircularTrains-PT-048.tgz
mv CircularTrains-PT-048 execution
cd execution
pwd
ls -lh

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-3637"
echo " Executing tool itstools"
echo " Input is CircularTrains-PT-048, examination is ReachabilityCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r044-smll-152646360200019"
echo "====================================================================="
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "ReachabilityCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "ReachabilityCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "ReachabilityCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property ReachabilityCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "ReachabilityCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' ReachabilityCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;