fond
Model Checking Contest 2018
8th edition, Bratislava, Slovakia, June 26, 2018
Execution of r071-smll-152649743800045
Last Updated
June 26, 2018

About the Execution of M4M.struct for DLCround-PT-06a

Execution Summary
Max Memory
Used (MB)
Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
5030.270 227013.00 226670.00 1168.10 ???????????????? normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Waiting for the VM to be ready (probing ssh)
................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
/home/mcc/execution
total 500K
-rw-r--r-- 1 mcc users 3.9K May 15 18:54 CTLCardinality.txt
-rw-r--r-- 1 mcc users 23K May 15 18:54 CTLCardinality.xml
-rw-r--r-- 1 mcc users 2.7K May 15 18:54 CTLFireability.txt
-rw-r--r-- 1 mcc users 19K May 15 18:54 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.0K May 15 18:50 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 5.9K May 15 18:50 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 2.2K May 15 18:54 LTLCardinality.txt
-rw-r--r-- 1 mcc users 9.0K May 15 18:54 LTLCardinality.xml
-rw-r--r-- 1 mcc users 1.8K May 15 18:54 LTLFireability.txt
-rw-r--r-- 1 mcc users 8.2K May 15 18:54 LTLFireability.xml
-rw-r--r-- 1 mcc users 3.6K May 15 18:54 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 19K May 15 18:54 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 106 May 15 18:54 ReachabilityDeadlock.txt
-rw-r--r-- 1 mcc users 344 May 15 18:54 ReachabilityDeadlock.xml
-rw-r--r-- 1 mcc users 2.8K May 15 18:54 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 17K May 15 18:54 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K May 15 18:54 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K May 15 18:54 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 15 18:50 equiv_col
-rw-r--r-- 1 mcc users 4 May 15 18:50 instance
-rw-r--r-- 1 mcc users 6 May 15 18:50 iscolored
-rw-r--r-- 1 mcc users 325K May 15 18:50 model.pnml
=====================================================================
Generated by BenchKit 2-3637
Executing tool mcc4mcc-structural
Input is DLCround-PT-06a, examination is CTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r071-smll-152649743800045
=====================================================================


--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME DLCround-PT-06a-CTLCardinality-00
FORMULA_NAME DLCround-PT-06a-CTLCardinality-01
FORMULA_NAME DLCround-PT-06a-CTLCardinality-02
FORMULA_NAME DLCround-PT-06a-CTLCardinality-03
FORMULA_NAME DLCround-PT-06a-CTLCardinality-04
FORMULA_NAME DLCround-PT-06a-CTLCardinality-05
FORMULA_NAME DLCround-PT-06a-CTLCardinality-06
FORMULA_NAME DLCround-PT-06a-CTLCardinality-07
FORMULA_NAME DLCround-PT-06a-CTLCardinality-08
FORMULA_NAME DLCround-PT-06a-CTLCardinality-09
FORMULA_NAME DLCround-PT-06a-CTLCardinality-10
FORMULA_NAME DLCround-PT-06a-CTLCardinality-11
FORMULA_NAME DLCround-PT-06a-CTLCardinality-12
FORMULA_NAME DLCround-PT-06a-CTLCardinality-13
FORMULA_NAME DLCround-PT-06a-CTLCardinality-14
FORMULA_NAME DLCround-PT-06a-CTLCardinality-15

=== Now, execution of the tool begins

BK_START 1526661387529


BK_STOP 1526661614542

--------------------
content from stderr:

Prefix is 75f5f979.
Reading known information in /usr/share/mcc4mcc/75f5f979-known.json.
Reading learned information in /usr/share/mcc4mcc/75f5f979-learned.json.
Reading value translations in /usr/share/mcc4mcc/75f5f979-values.json.
Using directory /home/mcc/execution for input, as it contains a model.pnml file.
Using DLCround-PT-06a as instance name.
Using DLCround as model name.
Using algorithm or tool bmdt.
Model characteristics are: {'Examination': 'CTLCardinality', 'Place/Transition': True, 'Colored': False, 'Relative-Time': 1, 'Relative-Memory': 1, 'Ordinary': True, 'Simple Free Choice': False, 'Extended Free Choice': False, 'State Machine': False, 'Marked Graph': False, 'Connected': True, 'Strongly Connected': False, 'Source Place': True, 'Sink Place': False, 'Source Transition': False, 'Sink Transition': False, 'Loop Free': None, 'Conservative': False, 'Sub-Conservative': False, 'Nested Units': True, 'Safe': True, 'Deadlock': None, 'Reversible': None, 'Quasi Live': None, 'Live': None}.
Known tools are: [{'Time': 3798, 'Memory': 282.53, 'Tool': 'itstools'}, {'Time': 33436, 'Memory': 864.73, 'Tool': 'gspn'}, {'Time': 37955, 'Memory': 2357.09, 'Tool': 'marcie'}, {'Time': 3540269, 'Memory': 15799.57, 'Tool': 'lola'}].
Learned tools are: [{'Tool': 'lola'}].
Learned tool lola is 932.1403370194839x far from the best tool itstools.
CTLCardinality lola DLCround-PT-06a...

Time: 3600 - MCC
----- Start make prepare stderr -----
----- Start make prepare stdout -----
===========================================================================================
DLCround-PT-06a: translating PT Petri net model.pnml into LoLA format
===========================================================================================
translating PT Petri net complete


checking for too many tokens
===========================================================================================
DLCround-PT-06a: translating PT formula CTLCardinality into LoLA format
===========================================================================================
translating formula complete
touch formulae;
----- Start make result stderr -----
----- Start make result stdout -----
CTLCardinality @ DLCround-PT-06a @ 3539 seconds
Makefile:222: recipe for target 'verify' failed
----- Start make result stdout -----
make: [verify] Error 134 (ignored)
----- Start make result stderr -----
lola: LoLA will run for 3539 seconds at most (--timelimit)
lola: NET
lola: reading net from model.pnml.lola
lola: finished parsing
lola: closed net file model.pnml.lola
lola: 1510/65536 symbol table entries, 6 collisions
lola: preprocessing...
lola: finding significant places
lola: 197 places, 1313 transitions, 88 significant places
lola: computing forward-conflicting sets
lola: computing back-conflicting sets
lola: 1136 transition conflict sets
lola: TASK
lola: reading formula from DLCround-PT-06a-CTLCardinality.task
lola: ((E (F (((p194 <= p121) OR (p92 <= p56)))) OR ((p63 + 1 <= p17) AND ((1 <= p185) OR (p171 <= p67)) AND ((p100 <= 1) OR (p60 <= 0)))) AND E (X (E (F ((3 <= p13)))))) : (((2 <= p146) OR (p148 <= p154)) AND E (F (((p166 + 1 <= p45) AND ((p5 <= p42) OR (p14 <= p110)))))) : A (X (E (F (((3 <= p56) OR (2 <= p66)))))) : A (G (E (F (((2 <= p161) OR (p129 <= p113)))))) : A (X ((E (X ((1 <= p177))) AND A (G ((p116 <= p148)))))) : A (G ((E (X ((p141 <= p107))) OR A (G ((2 <= p101)))))) : E (F (E (X (((1 <= p124) AND (3 <= p53)))))) : A (G (E (X ((p178 <= 2))))) : NOT(A (G (((p62 <= p81) OR (p107 <= p58) OR (p45 <= p133))))) : E (((p96 <= p18) U (3 <= p158))) : (E (F ((((2 <= p55) AND (p110 <= p67)) OR ((3 <= p180) AND (3 <= p50))))) OR NOT(A (F (((p71 <= p47) OR (p34 <= p182)))))) : A (G (A (((p14 <= p149) U (1 <= p158))))) : (A (G ((((2 <= p10) AND (p112 <= p156)) OR (p26 <= p157)))) OR (NOT(A (X ((p181 <= p122)))) AND (((p145 <= p172) OR ((3 <= p157) AND (3 <= p146))) AND A (G ((1 <= p45)))))) : ((E (G (((3 <= p76) AND (p134 <= p64)))) OR (2 <= p185)) OR (E (((p122 <= p151) U (3 <= p180))) AND (((p186 <= 1) AND (p110 <= 0)) OR (p116 <= p16)))) : ((p0 <= 1) AND A (G (E (X ((p190 <= p155)))))) : A (G (((3 <= p16) OR (p113 <= p186) OR (2 <= p7) OR ((p180 <= p39) AND (1 <= p69) AND (p68 + 1 <= p185)))))
lola: computing a collection of formulas
lola: RUNNING
lola: subprocess 0 will run for 221 seconds at most (--localtimelimit=-1)
lola: ========================================
lola: ...considering subproblem: ((E (F (((p194 <= p121) OR (p92 <= p56)))) OR ((p63 + 1 <= p17) AND ((1 <= p185) OR (p171 <= p67)) AND ((p100 <= 1) OR (p60 <= 0)))) AND E (X (E (F ((3 <= p13))))))
lola: ========================================
lola: SUBTASK
lola: checking a Boolean combination of formulas
lola: RUNNING
lola: subprocess 0 will run for 221 seconds at most (--localtimelimit=-1)
lola: ========================================
lola: ...considering subproblem: E (F (((p194 <= p121) OR (p92 <= p56))))
lola: ========================================
lola: SUBTASK
lola: checking reachability
lola: Planning: workflow for reachability check: stateequation||search (--findpath=off)
lola: STORE
lola: using a bit-perfect encoder (--encoder=bit)
lola: using 12 bytes per marking, with 8 unused bits
lola: using a prefix tree store (--store=prefix)
lola: SEARCH (state space)
lola: state space: using reachability graph (--search=depth)
lola: state space: using reachability preserving stubborn set method with insertion algorithm (--stubborn=tarjan)
lola: RUNNING
lola: state equation: Generated DNF with 2 literals and 2 conjunctive subformulas
lola: SUBRESULT
lola: result: yes
lola: produced by: state space
lola: The predicate is reachable.
lola: 0 markings, 0 edges
lola: ========================================
lola: subprocess 1 will run for 235 seconds at most (--localtimelimit=-1)
lola: ========================================
lola: ...considering subproblem: E (X (E (F ((3 <= p13)))))
lola: ========================================
lola: SUBTASK
lola: checking CTL
lola: processed formula: EX(E(TRUE U (3 <= p13)))
lola: processed formula length: 24
lola: 2 rewrites
lola: formula mentions 0 of 197 places; total mentions: 0
lola: closed formula file DLCround-PT-06a-CTLCardinality.task
lola: STORE
lola: using a bit-perfect encoder (--encoder=bit)
lola: using 12 bytes per marking, with 8 unused bits
lola: using a prefix tree store (--store=prefix)
lola: Formula contains EX or AX operators, stubborn sets not applicable
lola: RUNNING
lola: CTL formula contains 1 significant temporal operators and needs 5 bytes of payload
lola: Ignoring fairness constraints (--fair).
lola: 191727 markings, 7290612 edges, 3192803921055711232 markings/sec, 0 secs
lola: 409842 markings, 15309203 edges, 43623 markings/sec, 5 secs
lola: 608759 markings, 23323317 edges, 39783 markings/sec, 10 secs
lola: 795590 markings, 31561512 edges, 37366 markings/sec, 15 secs
lola: 974510 markings, 39446014 edges, 35784 markings/sec, 20 secs
lola: 1154078 markings, 47281049 edges, 35914 markings/sec, 25 secs
lola: 1323406 markings, 54881619 edges, 33866 markings/sec, 30 secs
lola: 1476224 markings, 61766917 edges, 30564 markings/sec, 35 secs
lola: 1653415 markings, 69033175 edges, 35438 markings/sec, 40 secs
lola: 1840526 markings, 76263325 edges, 37422 markings/sec, 45 secs
lola: 2011677 markings, 83694358 edges, 34230 markings/sec, 50 secs
lola: 2180105 markings, 90857344 edges, 33686 markings/sec, 55 secs
lola: 2347342 markings, 97761122 edges, 33447 markings/sec, 60 secs
lola: 2513772 markings, 104904335 edges, 33286 markings/sec, 65 secs
lola: 2673908 markings, 111449006 edges, 32027 markings/sec, 70 secs
lola: 2856232 markings, 118276216 edges, 36465 markings/sec, 75 secs
lola: 3035197 markings, 125386986 edges, 35793 markings/sec, 80 secs
lola: 3206837 markings, 132603453 edges, 34328 markings/sec, 85 secs
lola: 3390884 markings, 139945167 edges, 36809 markings/sec, 90 secs
lola: 3576316 markings, 147014436 edges, 37086 markings/sec, 95 secs
lola: 3758254 markings, 154268170 edges, 36388 markings/sec, 100 secs
lola: 3923603 markings, 161729643 edges, 33070 markings/sec, 105 secs
lola: 4085485 markings, 168895074 edges, 32376 markings/sec, 110 secs
lola: 4250006 markings, 176525444 edges, 32904 markings/sec, 115 secs
lola: 4420863 markings, 183789241 edges, 34171 markings/sec, 120 secs
lola: 4587957 markings, 191215004 edges, 33419 markings/sec, 125 secs
lola: 4742644 markings, 198284370 edges, 30937 markings/sec, 130 secs
lola: 4917779 markings, 205675610 edges, 35027 markings/sec, 135 secs
lola: 5086499 markings, 212919128 edges, 33744 markings/sec, 140 secs
lola: 5248598 markings, 219958768 edges, 32420 markings/sec, 145 secs
lola: 5414523 markings, 226682679 edges, 33185 markings/sec, 150 secs
lola: 5589874 markings, 233312424 edges, 35070 markings/sec, 155 secs
lola: 5762497 markings, 240460961 edges, 34525 markings/sec, 160 secs
lola: 5910046 markings, 247074814 edges, 29510 markings/sec, 165 secs
lola: 6075229 markings, 253972372 edges, 33037 markings/sec, 170 secs
lola: 6234199 markings, 260532594 edges, 31794 markings/sec, 175 secs
lola: 6392623 markings, 267526705 edges, 31685 markings/sec, 180 secs
lola: 6554395 markings, 274027292 edges, 32354 markings/sec, 185 secs
lola: 6720382 markings, 280687932 edges, 33197 markings/sec, 190 secs
lola: 6884215 markings, 287894798 edges, 32767 markings/sec, 195 secs
lola: 7037509 markings, 294870367 edges, 30659 markings/sec, 200 secs
lola: 7192727 markings, 301481221 edges, 31044 markings/sec, 205 secs
lola: 7375261 markings, 308425009 edges, 36507 markings/sec, 210 secs
lola: 7569413 markings, 315446208 edges, 38830 markings/sec, 215 secs
lola: local time limit reached - aborting
lola: caught signal User defined signal 1 - aborting LoLA
lola: Child process aborted or communication problem between parent and child process
terminate called after throwing an instance of 'std::runtime_error'
what(): parse error at position 0: unexpected character, last read: 'P'
Aborted (core dumped)
FORMULA DLCround-PT-06a-CTLCardinality-0 CANNOT_COMPUTE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION STUBBORN_SETS TOPOLOGICAL USE_NUPN
FORMULA DLCround-PT-06a-CTLCardinality-1 CANNOT_COMPUTE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION STUBBORN_SETS TOPOLOGICAL USE_NUPN
FORMULA DLCround-PT-06a-CTLCardinality-2 CANNOT_COMPUTE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION STUBBORN_SETS TOPOLOGICAL USE_NUPN
FORMULA DLCround-PT-06a-CTLCardinality-3 CANNOT_COMPUTE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION STUBBORN_SETS TOPOLOGICAL USE_NUPN
FORMULA DLCround-PT-06a-CTLCardinality-4 CANNOT_COMPUTE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION STUBBORN_SETS TOPOLOGICAL USE_NUPN
FORMULA DLCround-PT-06a-CTLCardinality-5 CANNOT_COMPUTE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION STUBBORN_SETS TOPOLOGICAL USE_NUPN
FORMULA DLCround-PT-06a-CTLCardinality-6 CANNOT_COMPUTE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION STUBBORN_SETS TOPOLOGICAL USE_NUPN
FORMULA DLCround-PT-06a-CTLCardinality-7 CANNOT_COMPUTE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION STUBBORN_SETS TOPOLOGICAL USE_NUPN
FORMULA DLCround-PT-06a-CTLCardinality-8 CANNOT_COMPUTE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION STUBBORN_SETS TOPOLOGICAL USE_NUPN
FORMULA DLCround-PT-06a-CTLCardinality-9 CANNOT_COMPUTE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION STUBBORN_SETS TOPOLOGICAL USE_NUPN
FORMULA DLCround-PT-06a-CTLCardinality-10 CANNOT_COMPUTE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION STUBBORN_SETS TOPOLOGICAL USE_NUPN
FORMULA DLCround-PT-06a-CTLCardinality-11 CANNOT_COMPUTE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION STUBBORN_SETS TOPOLOGICAL USE_NUPN
FORMULA DLCround-PT-06a-CTLCardinality-12 CANNOT_COMPUTE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION STUBBORN_SETS TOPOLOGICAL USE_NUPN
FORMULA DLCround-PT-06a-CTLCardinality-13 CANNOT_COMPUTE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION STUBBORN_SETS TOPOLOGICAL USE_NUPN
FORMULA DLCround-PT-06a-CTLCardinality-14 CANNOT_COMPUTE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION STUBBORN_SETS TOPOLOGICAL USE_NUPN
FORMULA DLCround-PT-06a-CTLCardinality-15 CANNOT_COMPUTE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION STUBBORN_SETS TOPOLOGICAL USE_NUPN
----- Kill lola and sara stderr -----
----- Kill lola and sara stdout -----
----- Finished stdout -----
----- Finished stderr -----

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCround-PT-06a"
export BK_EXAMINATION="CTLCardinality"
export BK_TOOL="mcc4mcc-structural"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

tar xzf /home/mcc/BenchKit/INPUTS/DLCround-PT-06a.tgz
mv DLCround-PT-06a execution
cd execution
pwd
ls -lh

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-3637"
echo " Executing tool mcc4mcc-structural"
echo " Input is DLCround-PT-06a, examination is CTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r071-smll-152649743800045"
echo "====================================================================="
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;