fond

jQuery Multi Level CSS Menu Css3Menu.com

Model Checking Contest 2018
8th edition, Bratislava, Slovakia, June 26, 2018
Execution of r069-smll-152649742000189
Last Updated
June 26, 2018

About the Execution of ITS-Tools.L for DLCshifumi-PT-4a

Execution Summary
Max Memory
Used (MB)		 Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
15752.580 41543.00 154777.00 263.20 FTTFTTFTFTTFTTTT normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Waiting for the VM to be ready (probing ssh)
......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
/home/mcc/execution
total 2.1M
-rw-r--r-- 1 mcc users 3.6K May 15 18:54 CTLCardinality.txt
-rw-r--r-- 1 mcc users 20K May 15 18:54 CTLCardinality.xml
-rw-r--r-- 1 mcc users 2.5K May 15 18:54 CTLFireability.txt
-rw-r--r-- 1 mcc users 17K May 15 18:54 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.0K May 15 18:50 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.0K May 15 18:50 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 2.4K May 15 18:54 LTLCardinality.txt
-rw-r--r-- 1 mcc users 12K May 15 18:54 LTLCardinality.xml
-rw-r--r-- 1 mcc users 1.8K May 15 18:54 LTLFireability.txt
-rw-r--r-- 1 mcc users 8.7K May 15 18:54 LTLFireability.xml
-rw-r--r-- 1 mcc users 3.1K May 15 18:54 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 15K May 15 18:54 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 107 May 15 18:54 ReachabilityDeadlock.txt
-rw-r--r-- 1 mcc users 345 May 15 18:54 ReachabilityDeadlock.xml
-rw-r--r-- 1 mcc users 2.8K May 15 18:54 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 17K May 15 18:54 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K May 15 18:54 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K May 15 18:54 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 15 18:50 equiv_col
-rw-r--r-- 1 mcc users 3 May 15 18:50 instance
-rw-r--r-- 1 mcc users 6 May 15 18:50 iscolored
-rw-r--r-- 1 mcc users 1.9M May 15 18:50 model.pnml
=====================================================================
Generated by BenchKit 2-3637
Executing tool itstoolsl
Input is DLCshifumi-PT-4a, examination is ReachabilityFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r069-smll-152649742000189
=====================================================================

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME DLCshifumi-PT-4a-ReachabilityFireability-00
FORMULA_NAME DLCshifumi-PT-4a-ReachabilityFireability-01
FORMULA_NAME DLCshifumi-PT-4a-ReachabilityFireability-02
FORMULA_NAME DLCshifumi-PT-4a-ReachabilityFireability-03
FORMULA_NAME DLCshifumi-PT-4a-ReachabilityFireability-04
FORMULA_NAME DLCshifumi-PT-4a-ReachabilityFireability-05
FORMULA_NAME DLCshifumi-PT-4a-ReachabilityFireability-06
FORMULA_NAME DLCshifumi-PT-4a-ReachabilityFireability-07
FORMULA_NAME DLCshifumi-PT-4a-ReachabilityFireability-08
FORMULA_NAME DLCshifumi-PT-4a-ReachabilityFireability-09
FORMULA_NAME DLCshifumi-PT-4a-ReachabilityFireability-10
FORMULA_NAME DLCshifumi-PT-4a-ReachabilityFireability-11
FORMULA_NAME DLCshifumi-PT-4a-ReachabilityFireability-12
FORMULA_NAME DLCshifumi-PT-4a-ReachabilityFireability-13
FORMULA_NAME DLCshifumi-PT-4a-ReachabilityFireability-14
FORMULA_NAME DLCshifumi-PT-4a-ReachabilityFireability-15

=== Now, execution of the tool begins

BK_START 1527321639118

Using solver Z3 to compute partial order matrices.
Built C files in :
/home/mcc/execution
Running compilation step : CommandLine [args=[gcc, -c, -I/home/mcc/BenchKit//lts_install_dir//include, -I., -std=c99, -fPIC, -O3, model.c], workingDir=/home/mcc/execution]
Invoking ITS tools like this :CommandLine [args=[/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.201805241334/bin/its-reach-linux64, --gc-threshold, 2000000, --quiet, -i, /home/mcc/execution/ReachabilityFireability.pnml.gal, -t, CGAL, -reachable-file, ReachabilityFireability.prop, --nowitness], workingDir=/home/mcc/execution]

its-reach command run as :

/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.201805241334/bin/its-reach-linux64 --gc-threshold 2000000 --quiet -i /home/mcc/execution/ReachabilityFireability.pnml.gal -t CGAL -reachable-file ReachabilityFireability.prop --nowitness
Loading property file ReachabilityFireability.prop.
Read [invariant] property : DLCshifumi-PT-4a-ReachabilityFireability-00 with value :(!((u68.p470>=1)&&((!((u79.p559>=1)&&(u571.p1057>=1)))&&(((u50.p350>=1)&&(u329.p815>=1))&&((u76.p526>=1)&&(u169.p655>=1))))))
Read [reachable] property : DLCshifumi-PT-4a-ReachabilityFireability-01 with value :((((u4.p27>=1)&&((u79.p558>=1)&&(u653.p1139>=1)))&&((u22.p148>=1)&&(u122.p608>=1)))||(!((!((u79.p560>=1)&&(u671.p1157>=1)))||(!((u297.p783>=1)&&(u34.p238>=1))))))
Read [reachable] property : DLCshifumi-PT-4a-ReachabilityFireability-02 with value :((u4.p26>=1)&&(((!((u55.p385>=1)&&(u339.p825>=1)))&&(((u76.p531>=1)&&(u201.p687>=1))||((u77.p538>=1)&&(u259.p745>=1))))&&((((u79.p565>=1)&&(u619.p1105>=1))&&((u77.p543>=1)&&(u293.p779>=1)))||(((u281.p767>=1)&&(u26.p182>=1))||(u47.p325>=1)))))
Read [invariant] property : DLCshifumi-PT-4a-ReachabilityFireability-03 with value :(!((u77.p543>=1)&&(u333.p819>=1)))
Read [reachable] property : DLCshifumi-PT-4a-ReachabilityFireability-04 with value :((((u59.p413>=1)&&(u647.p1133>=1))&&((((u78.p546>=1)&&(u431.p917>=1))&&(u16.p110>=1))&&(!((u79.p563>=1)&&(u657.p1143>=1)))))&&((!((u76.p528>=1)&&(u165.p651>=1)))&&((!((u78.p551>=1)&&(u457.p943>=1)))||((u78.p554>=1)&&(u420.p906>=1)))))
Read [reachable] property : DLCshifumi-PT-4a-ReachabilityFireability-05 with value :((((u79.p564>=1)&&(u531.p1017>=1))||((u77.p544>=1)&&(u324.p810>=1)))&&((u34.p232>=1)&&(u296.p782>=1)))
Read [invariant] property : DLCshifumi-PT-4a-ReachabilityFireability-06 with value :(!(((!((u55.p385>=1)&&(u189.p675>=1)))||(((u76.p530>=1)&&(u109.p595>=1))&&(u53.p369>=1)))&&((u78.p553>=1)&&(u485.p971>=1))))
Read [reachable] property : DLCshifumi-PT-4a-ReachabilityFireability-07 with value :((((u76.p533>=1)&&(u113.p599>=1))||((u288.p774>=1)&&(u77.p544>=1)))&&(((u385.p871>=1)&&(u3.p21>=1))&&((u55.p382>=1)&&(u188.p674>=1))))
Read [reachable] property : DLCshifumi-PT-4a-ReachabilityFireability-08 with value :((((u78.p555>=1)&&(u501.p987>=1))&&((((u78.p553>=1)&&(u515.p1001>=1))&&((u79.p556>=1)&&(u690.p1176>=1)))&&(((u77.p544>=1)&&(u268.p754>=1))&&((u78.p555>=1)&&(u473.p959>=1)))))&&(((((u78.p554>=1)&&(u464.p950>=1))||((u281.p767>=1)&&(u26.p182>=1)))||(((u9.p63>=1)&&(u97.p583>=1))&&((u17.p116>=1)&&(u562.p1048>=1))))&&((u39.p267>=1)&&(u456.p942>=1))))
Read [reachable] property : DLCshifumi-PT-4a-ReachabilityFireability-09 with value :((u79.p558>=1)&&(u629.p1115>=1))
Read [reachable] property : DLCshifumi-PT-4a-ReachabilityFireability-10 with value :(!((!((u42.p291>=1)&&(u162.p648>=1)))||((u25.p171>=1)||((u39.p273>=1)&&(u457.p943>=1)))))
Read [invariant] property : DLCshifumi-PT-4a-ReachabilityFireability-11 with value :(!((u69.p477>=1)&&(u366.p852>=1)))
Read [invariant] property : DLCshifumi-PT-4a-ReachabilityFireability-12 with value :((((u19.p133>=1)&&(u417.p903>=1))||(!((u66.p456>=1)&&(u210.p696>=1))))||((!((u48.p334>=1)&&((u79.p560>=1)&&(u657.p1143>=1))))||(!((u79.p558>=1)&&(u593.p1079>=1)))))
Read [reachable] property : DLCshifumi-PT-4a-ReachabilityFireability-13 with value :(((u32.p218>=1)&&(u142.p628>=1))||((u77.p540>=1)&&(u275.p761>=1)))
Read [reachable] property : DLCshifumi-PT-4a-ReachabilityFireability-14 with value :((((u79.p560>=1)&&(u690.p1176>=1))&&((((u49.p343>=1)&&(u327.p813>=1))&&((u40.p275>=1)&&(u158.p644>=1)))||(((u76.p533>=1)&&(u163.p649>=1))||((u78.p554>=1)&&(u402.p888>=1)))))&&((!(u69.p481>=1))||((((u61.p421>=1)&&(u350.p836>=1))&&((u76.p533>=1)&&(u85.p571>=1)))||((u40.p280>=1)||((u65.p449>=1)&&(u508.p994>=1))))))
Read [reachable] property : DLCshifumi-PT-4a-ReachabilityFireability-15 with value :((((u77.p544>=1)&&(u273.p759>=1))&&((u78.p546>=1)&&(u475.p961>=1)))&&(!((u78.p553>=1)&&(u411.p897>=1))))
built 1225 ordering constraints for composite.
Presburger conditions satisfied. Using coverability to approximate state space in K-Induction.
Normalized transition count is 816
// Phase 1: matrix 816 rows 1178 cols
invariant :p833 + -1'p1177 = 0
invariant :p1028 + -1'p1177 = 0
invariant :p999 + -1'p1177 = 0
invariant :p379 + p380 + p381 + p382 + p383 + p384 + p385 + -1'p1177 = 0
invariant :p865 + -1'p1177 = 0
invariant :p1117 + -1'p1177 = 0
invariant :p585 + -1'p1177 = 0
invariant :p225 + p226 + p227 + p228 + p229 + p230 + p231 + -1'p1177 = 0
invariant :p715 + -1'p1177 = 0
invariant :p985 + -1'p1177 = 0
invariant :p218 + p219 + p220 + p221 + p222 + p223 + p224 + -1'p1177 = 0
invariant :p858 + -1'p1177 = 0
invariant :p253 + p254 + p255 + p256 + p257 + p258 + p259 + -1'p1177 = 0
invariant :p43 + p44 + p45 + p46 + p47 + p48 + p49 + -1'p1177 = 0
invariant :p862 + -1'p1177 = 0
invariant :p937 + -1'p1177 = 0
invariant :p758 + -1'p1177 = 0
invariant :p728 + -1'p1177 = 0
invariant :p967 + -1'p1177 = 0
invariant :p759 + -1'p1177 = 0
invariant :p1167 + -1'p1177 = 0
invariant :p78 + p79 + p80 + p81 + p82 + p83 + p84 + -1'p1177 = 0
invariant :p740 + -1'p1177 = 0
invariant :p586 + -1'p1177 = 0
invariant :p661 + -1'p1177 = 0
invariant :p1004 + -1'p1177 = 0
invariant :p760 + -1'p1177 = 0
invariant :p785 + -1'p1177 = 0
invariant :p592 + -1'p1177 = 0
invariant :p603 + -1'p1177 = 0
invariant :p956 + -1'p1177 = 0
invariant :p778 + -1'p1177 = 0
invariant :p1109 + -1'p1177 = 0
invariant :p344 + p345 + p346 + p347 + p348 + p349 + p350 + -1'p1177 = 0
invariant :p965 + -1'p1177 = 0
invariant :p1003 + -1'p1177 = 0
invariant :p1145 + -1'p1177 = 0
invariant :p570 + -1'p1177 = 0
invariant :p806 + -1'p1177 = 0
invariant :p913 + -1'p1177 = 0
invariant :p749 + -1'p1177 = 0
invariant :p767 + -1'p1177 = 0
invariant :p1093 + -1'p1177 = 0
invariant :p246 + p247 + p248 + p249 + p250 + p251 + p252 + -1'p1177 = 0
invariant :p1071 + -1'p1177 = 0
invariant :p652 + -1'p1177 = 0
invariant :p1053 + -1'p1177 = 0
invariant :p647 + -1'p1177 = 0
invariant :p1035 + -1'p1177 = 0
invariant :p1166 + -1'p1177 = 0
invariant :p1104 + -1'p1177 = 0
invariant :p1065 + -1'p1177 = 0
invariant :p621 + -1'p1177 = 0
invariant :p169 + p170 + p171 + p172 + p173 + p174 + p175 + -1'p1177 = 0
invariant :p988 + -1'p1177 = 0
invariant :p855 + -1'p1177 = 0
invariant :p978 + -1'p1177 = 0
invariant :p992 + -1'p1177 = 0
invariant :p598 + -1'p1177 = 0
invariant :p1060 + -1'p1177 = 0
invariant :p669 + -1'p1177 = 0
invariant :p739 + -1'p1177 = 0
invariant :p790 + -1'p1177 = 0
invariant :p904 + -1'p1177 = 0
invariant :p852 + -1'p1177 = 0
invariant :p643 + -1'p1177 = 0
invariant :p1137 + -1'p1177 = 0
invariant :p814 + -1'p1177 = 0
invariant :p910 + -1'p1177 = 0
invariant :p957 + -1'p1177 = 0
invariant :p1118 + -1'p1177 = 0
invariant :p800 + -1'p1177 = 0
invariant :p1026 + -1'p1177 = 0
invariant :p837 + -1'p1177 = 0
invariant :p113 + p114 + p115 + p116 + p117 + p118 + p119 + -1'p1177 = 0
invariant :p626 + -1'p1177 = 0
invariant :p629 + -1'p1177 = 0
invariant :p792 + -1'p1177 = 0
invariant :p1101 + -1'p1177 = 0
invariant :p723 + -1'p1177 = 0
invariant :p659 + -1'p1177 = 0
invariant :p685 + -1'p1177 = 0
invariant :p748 + -1'p1177 = 0
invariant :p880 + -1'p1177 = 0
invariant :p1103 + -1'p1177 = 0
invariant :p1068 + -1'p1177 = 0
invariant :p667 + -1'p1177 = 0
invariant :p8 + p9 + p10 + p11 + p12 + p13 + p14 + -1'p1177 = 0
invariant :p651 + -1'p1177 = 0
invariant :p690 + -1'p1177 = 0
invariant :p787 + -1'p1177 = 0
invariant :p869 + -1'p1177 = 0
invariant :p720 + -1'p1177 = 0
invariant :p618 + -1'p1177 = 0
invariant :p1020 + -1'p1177 = 0
invariant :p595 + -1'p1177 = 0
invariant :p642 + -1'p1177 = 0
invariant :p693 + -1'p1177 = 0
invariant :p1025 + -1'p1177 = 0
invariant :p302 + p303 + p304 + p305 + p306 + p307 + p308 + -1'p1177 = 0
invariant :p610 + -1'p1177 = 0
invariant :p1161 + -1'p1177 = 0
invariant :p29 + p30 + p31 + p32 + p33 + p34 + p35 + -1'p1177 = 0
invariant :p596 + -1'p1177 = 0
invariant :p732 + -1'p1177 = 0
invariant :p840 + -1'p1177 = 0
invariant :p568 + -1'p1177 = 0
invariant :p600 + -1'p1177 = 0
invariant :p692 + -1'p1177 = 0
invariant :p1158 + -1'p1177 = 0
invariant :p902 + -1'p1177 = 0
invariant :p141 + p142 + p143 + p144 + p145 + p146 + p147 + -1'p1177 = 0
invariant :p889 + -1'p1177 = 0
invariant :p933 + -1'p1177 = 0
invariant :p969 + -1'p1177 = 0
invariant :p863 + -1'p1177 = 0
invariant :p742 + -1'p1177 = 0
invariant :p997 + -1'p1177 = 0
invariant :p664 + -1'p1177 = 0
invariant :p922 + -1'p1177 = 0
invariant :p699 + -1'p1177 = 0
invariant :p1097 + -1'p1177 = 0
invariant :p805 + -1'p1177 = 0
invariant :p1072 + -1'p1177 = 0
invariant :p908 + -1'p1177 = 0
invariant :p484 + p485 + p486 + p487 + p488 + p489 + p490 + -1'p1177 = 0
invariant :p851 + -1'p1177 = 0
invariant :p120 + p121 + p122 + p123 + p124 + p125 + p126 + -1'p1177 = 0
invariant :p386 + p387 + p388 + p389 + p390 + p391 + p392 + -1'p1177 = 0
invariant :p781 + -1'p1177 = 0
invariant :p1073 + -1'p1177 = 0
invariant :p1114 + -1'p1177 = 0
invariant :p1033 + -1'p1177 = 0
invariant :p632 + -1'p1177 = 0
invariant :p1151 + -1'p1177 = 0
invariant :p640 + -1'p1177 = 0
invariant :p775 + -1'p1177 = 0
invariant :p673 + -1'p1177 = 0
invariant :p1160 + -1'p1177 = 0
invariant :p750 + -1'p1177 = 0
invariant :p546 + p547 + p548 + p549 + p550 + p551 + p552 + p553 + p554 + p555 + -1'p1177 = 0
invariant :p512 + p513 + p514 + p515 + p516 + p517 + p518 + -1'p1177 = 0
invariant :p709 + -1'p1177 = 0
invariant :p619 + -1'p1177 = 0
invariant :p986 + -1'p1177 = 0
invariant :p1094 + -1'p1177 = 0
invariant :p1085 + -1'p1177 = 0
invariant :p1061 + -1'p1177 = 0
invariant :p966 + -1'p1177 = 0
invariant :p566 + -1'p1177 = 0
invariant :p1013 + -1'p1177 = 0
invariant :p948 + -1'p1177 = 0
invariant :p1172 + -1'p1177 = 0
invariant :p929 + -1'p1177 = 0
invariant :p1112 + -1'p1177 = 0
invariant :p872 + -1'p1177 = 0
invariant :p1074 + -1'p1177 = 0
invariant :p899 + -1'p1177 = 0
invariant :p960 + -1'p1177 = 0
invariant :p1030 + -1'p1177 = 0
invariant :p996 + -1'p1177 = 0
invariant :p1045 + -1'p1177 = 0
invariant :p1050 + -1'p1177 = 0
invariant :p766 + -1'p1177 = 0
invariant :p810 + -1'p1177 = 0
invariant :p958 + -1'p1177 = 0
invariant :p696 + -1'p1177 = 0
invariant :p653 + -1'p1177 = 0
invariant :p755 + -1'p1177 = 0
invariant :p801 + -1'p1177 = 0
invariant :p1142 + -1'p1177 = 0
invariant :p634 + -1'p1177 = 0
invariant :p627 + -1'p1177 = 0
invariant :p571 + -1'p1177 = 0
invariant :p918 + -1'p1177 = 0
invariant :p127 + p128 + p129 + p130 + p131 + p132 + p133 + -1'p1177 = 0
invariant :p1119 + -1'p1177 = 0
invariant :p1039 + -1'p1177 = 0
invariant :p337 + p338 + p339 + p340 + p341 + p342 + p343 + -1'p1177 = 0
invariant :p943 + -1'p1177 = 0
invariant :p1047 + -1'p1177 = 0
invariant :p1165 + -1'p1177 = 0
invariant :p1089 + -1'p1177 = 0
invariant :p1048 + -1'p1177 = 0
invariant :p1105 + -1'p1177 = 0
invariant :p897 + -1'p1177 = 0
invariant :p463 + p464 + p465 + p466 + p467 + p468 + p469 + -1'p1177 = 0
invariant :p197 + p198 + p199 + p200 + p201 + p202 + p203 + -1'p1177 = 0
invariant :p738 + -1'p1177 = 0
invariant :p1130 + -1'p1177 = 0
invariant :p678 + -1'p1177 = 0
invariant :p1133 + -1'p1177 = 0
invariant :p687 + -1'p1177 = 0
invariant :p1075 + -1'p1177 = 0
invariant :p973 + -1'p1177 = 0
invariant :p944 + -1'p1177 = 0
invariant :p1009 + -1'p1177 = 0
invariant :p970 + -1'p1177 = 0
invariant :p569 + -1'p1177 = 0
invariant :p1098 + -1'p1177 = 0
invariant :p1052 + -1'p1177 = 0
invariant :p1081 + -1'p1177 = 0
invariant :p591 + -1'p1177 = 0
invariant :p915 + -1'p1177 = 0
invariant :p1175 + -1'p1177 = 0
invariant :p1049 + -1'p1177 = 0
invariant :p768 + -1'p1177 = 0
invariant :p577 + -1'p1177 = 0
invariant :p971 + -1'p1177 = 0
invariant :p930 + -1'p1177 = 0
invariant :p764 + -1'p1177 = 0
invariant :p1076 + -1'p1177 = 0
invariant :p572 + -1'p1177 = 0
invariant :p1046 + -1'p1177 = 0
invariant :p1014 + -1'p1177 = 0
invariant :p50 + p51 + p52 + p53 + p54 + p55 + p56 + -1'p1177 = 0
invariant :p587 + -1'p1177 = 0
invariant :p684 + -1'p1177 = 0
invariant :p625 + -1'p1177 = 0
invariant :p932 + -1'p1177 = 0
invariant :p1002 + -1'p1177 = 0
invariant :p935 + -1'p1177 = 0
invariant :p211 + p212 + p213 + p214 + p215 + p216 + p217 + -1'p1177 = 0
invariant :p734 + -1'p1177 = 0
invariant :p789 + -1'p1177 = 0
invariant :p655 + -1'p1177 = 0
invariant :p1000 + -1'p1177 = 0
invariant :p839 + -1'p1177 = 0
invariant :p695 + -1'p1177 = 0
invariant :p926 + -1'p1177 = 0
invariant :p624 + -1'p1177 = 0
invariant :p770 + -1'p1177 = 0
invariant :p964 + -1'p1177 = 0
invariant :p815 + -1'p1177 = 0
invariant :p874 + -1'p1177 = 0
invariant :p763 + -1'p1177 = 0
invariant :p962 + -1'p1177 = 0
invariant :p708 + -1'p1177 = 0
invariant :p925 + -1'p1177 = 0
invariant :p940 + -1'p1177 = 0
invariant :p1067 + -1'p1177 = 0
invariant :p1084 + -1'p1177 = 0
invariant :p1147 + -1'p1177 = 0
invariant :p689 + -1'p1177 = 0
invariant :p838 + -1'p1177 = 0
invariant :p1080 + -1'p1177 = 0
invariant :p757 + -1'p1177 = 0
invariant :p449 + p450 + p451 + p452 + p453 + p454 + p455 + -1'p1177 = 0
invariant :p916 + -1'p1177 = 0
invariant :p593 + -1'p1177 = 0
invariant :p974 + -1'p1177 = 0
invariant :p727 + -1'p1177 = 0
invariant :p650 + -1'p1177 = 0
invariant :p694 + -1'p1177 = 0
invariant :p1164 + -1'p1177 = 0
invariant :p1031 + -1'p1177 = 0
invariant :p609 + -1'p1177 = 0
invariant :p883 + -1'p1177 = 0
invariant :p811 + -1'p1177 = 0
invariant :p803 + -1'p1177 = 0
invariant :p1168 + -1'p1177 = 0
invariant :p745 + -1'p1177 = 0
invariant :p719 + -1'p1177 = 0
invariant :p796 + -1'p1177 = 0
invariant :p1016 + -1'p1177 = 0
invariant :p597 + -1'p1177 = 0
invariant :p1155 + -1'p1177 = 0
invariant :p579 + -1'p1177 = 0
invariant :p900 + -1'p1177 = 0
invariant :p665 + -1'p1177 = 0
invariant :p936 + -1'p1177 = 0
invariant :p556 + p557 + p558 + p559 + p560 + p561 + p562 + p563 + p564 + p565 + -1'p1177 = 0
invariant :p1170 + -1'p1177 = 0
invariant :p928 + -1'p1177 = 0
invariant :p945 + -1'p1177 = 0
invariant :p981 + -1'p1177 = 0
invariant :p835 + -1'p1177 = 0
invariant :p817 + -1'p1177 = 0
invariant :p631 + -1'p1177 = 0
invariant :p878 + -1'p1177 = 0
invariant :p1116 + -1'p1177 = 0
invariant :p638 + -1'p1177 = 0
invariant :p645 + -1'p1177 = 0
invariant :p765 + -1'p1177 = 0
invariant :p979 + -1'p1177 = 0
invariant :p1131 + -1'p1177 = 0
invariant :p601 + -1'p1177 = 0
invariant :p602 + -1'p1177 = 0
invariant :p881 + -1'p1177 = 0
invariant :p1012 + -1'p1177 = 0
invariant :p608 + -1'p1177 = 0
invariant :p975 + -1'p1177 = 0
invariant :p753 + -1'p1177 = 0
invariant :p831 + -1'p1177 = 0
invariant :p1152 + -1'p1177 = 0
invariant :p799 + -1'p1177 = 0
invariant :p752 + -1'p1177 = 0
invariant :p914 + -1'p1177 = 0
invariant :p295 + p296 + p297 + p298 + p299 + p300 + p301 + -1'p1177 = 0
invariant :p1122 + -1'p1177 = 0
invariant :p267 + p268 + p269 + p270 + p271 + p272 + p273 + -1'p1177 = 0
invariant :p606 + -1'p1177 = 0
invariant :p912 + -1'p1177 = 0
invariant :p1135 + -1'p1177 = 0
invariant :p1023 + -1'p1177 = 0
invariant :p190 + p191 + p192 + p193 + p194 + p195 + p196 + -1'p1177 = 0
invariant :p1136 + -1'p1177 = 0
invariant :p1077 + -1'p1177 = 0
invariant :p847 + -1'p1177 = 0
invariant :p682 + -1'p1177 = 0
invariant :p660 + -1'p1177 = 0
invariant :p821 + -1'p1177 = 0
invariant :p844 + -1'p1177 = 0
invariant :p1163 + -1'p1177 = 0
invariant :p783 + -1'p1177 = 0
invariant :p891 + -1'p1177 = 0
invariant :p1019 + -1'p1177 = 0
invariant :p649 + -1'p1177 = 0
invariant :p1174 + -1'p1177 = 0
invariant :p676 + -1'p1177 = 0
invariant :p989 + -1'p1177 = 0
invariant :p15 + p16 + p17 + p18 + p19 + p20 + p21 + -1'p1177 = 0
invariant :p697 + -1'p1177 = 0
invariant :p886 + -1'p1177 = 0
invariant :p1010 + -1'p1177 = 0
invariant :p968 + -1'p1177 = 0
invariant :p421 + p422 + p423 + p424 + p425 + p426 + p427 + -1'p1177 = 0
invariant :p1148 + -1'p1177 = 0
invariant :p1134 + -1'p1177 = 0
invariant :p607 + -1'p1177 = 0
invariant :p919 + -1'p1177 = 0
invariant :p911 + -1'p1177 = 0
invariant :p604 + -1'p1177 = 0
invariant :p756 + -1'p1177 = 0
invariant :p774 + -1'p1177 = 0
invariant :p977 + -1'p1177 = 0
invariant :p1027 + -1'p1177 = 0
invariant :p0 + p1177 = 1
invariant :p57 + p58 + p59 + p60 + p61 + p62 + p63 + -1'p1177 = 0
invariant :p309 + p310 + p311 + p312 + p313 + p314 + p315 + -1'p1177 = 0
invariant :p882 + -1'p1177 = 0
invariant :p711 + -1'p1177 = 0
invariant :p901 + -1'p1177 = 0
invariant :p1022 + -1'p1177 = 0
invariant :p736 + -1'p1177 = 0
invariant :p718 + -1'p1177 = 0
invariant :p980 + -1'p1177 = 0
invariant :p1006 + -1'p1177 = 0
invariant :p721 + -1'p1177 = 0
invariant :p845 + -1'p1177 = 0
invariant :p1120 + -1'p1177 = 0
invariant :p1029 + -1'p1177 = 0
invariant :p807 + -1'p1177 = 0
invariant :p581 + -1'p1177 = 0
invariant :p828 + -1'p1177 = 0
invariant :p176 + p177 + p178 + p179 + p180 + p181 + p182 + -1'p1177 = 0
invariant :p816 + -1'p1177 = 0
invariant :p868 + -1'p1177 = 0
invariant :p737 + -1'p1177 = 0
invariant :p442 + p443 + p444 + p445 + p446 + p447 + p448 + -1'p1177 = 0
invariant :p589 + -1'p1177 = 0
invariant :p849 + -1'p1177 = 0
invariant :p991 + -1'p1177 = 0
invariant :p1001 + -1'p1177 = 0
invariant :p896 + -1'p1177 = 0
invariant :p825 + -1'p1177 = 0
invariant :p931 + -1'p1177 = 0
invariant :p1 + p2 + p3 + p4 + p5 + p6 + p7 + -1'p1177 = 0
invariant :p1064 + -1'p1177 = 0
invariant :p1113 + -1'p1177 = 0
invariant :p644 + -1'p1177 = 0
invariant :p1021 + -1'p1177 = 0
invariant :p232 + p233 + p234 + p235 + p236 + p237 + p238 + -1'p1177 = 0
invariant :p1138 + -1'p1177 = 0
invariant :p907 + -1'p1177 = 0
invariant :p1017 + -1'p1177 = 0
invariant :p984 + -1'p1177 = 0
invariant :p639 + -1'p1177 = 0
invariant :p1087 + -1'p1177 = 0
invariant :p148 + p149 + p150 + p151 + p152 + p153 + p154 + -1'p1177 = 0
invariant :p477 + p478 + p479 + p480 + p481 + p482 + p483 + -1'p1177 = 0
invariant :p875 + -1'p1177 = 0
invariant :p1043 + -1'p1177 = 0
invariant :p683 + -1'p1177 = 0
invariant :p895 + -1'p1177 = 0
invariant :p729 + -1'p1177 = 0
invariant :p698 + -1'p1177 = 0
invariant :p578 + -1'p1177 = 0
invariant :p1036 + -1'p1177 = 0
invariant :p923 + -1'p1177 = 0
invariant :p987 + -1'p1177 = 0
invariant :p1129 + -1'p1177 = 0
invariant :p654 + -1'p1177 = 0
invariant :p1057 + -1'p1177 = 0
invariant :p1069 + -1'p1177 = 0
invariant :p735 + -1'p1177 = 0
invariant :p635 + -1'p1177 = 0
invariant :p1106 + -1'p1177 = 0
invariant :p656 + -1'p1177 = 0
invariant :p876 + -1'p1177 = 0
invariant :p614 + -1'p1177 = 0
invariant :p830 + -1'p1177 = 0
invariant :p771 + -1'p1177 = 0
invariant :p963 + -1'p1177 = 0
invariant :p710 + -1'p1177 = 0
invariant :p628 + -1'p1177 = 0
invariant :p1095 + -1'p1177 = 0
invariant :p611 + -1'p1177 = 0
invariant :p724 + -1'p1177 = 0
invariant :p1169 + -1'p1177 = 0
invariant :p859 + -1'p1177 = 0
invariant :p777 + -1'p1177 = 0
invariant :p1011 + -1'p1177 = 0
invariant :p1127 + -1'p1177 = 0
invariant :p866 + -1'p1177 = 0
invariant :p1051 + -1'p1177 = 0
invariant :p786 + -1'p1177 = 0
invariant :p613 + -1'p1177 = 0
invariant :p746 + -1'p1177 = 0
invariant :p372 + p373 + p374 + p375 + p376 + p377 + p378 + -1'p1177 = 0
invariant :p590 + -1'p1177 = 0
invariant :p976 + -1'p1177 = 0
invariant :p1099 + -1'p1177 = 0
invariant :p641 + -1'p1177 = 0
invariant :p1038 + -1'p1177 = 0
invariant :p134 + p135 + p136 + p137 + p138 + p139 + p140 + -1'p1177 = 0
invariant :p1055 + -1'p1177 = 0
invariant :p1088 + -1'p1177 = 0
invariant :p1079 + -1'p1177 = 0
invariant :p990 + -1'p1177 = 0
invariant :p183 + p184 + p185 + p186 + p187 + p188 + p189 + -1'p1177 = 0
invariant :p567 + -1'p1177 = 0
invariant :p351 + p352 + p353 + p354 + p355 + p356 + p357 + -1'p1177 = 0
invariant :p573 + -1'p1177 = 0
invariant :p599 + -1'p1177 = 0
invariant :p871 + -1'p1177 = 0
invariant :p829 + -1'p1177 = 0
invariant :p836 + -1'p1177 = 0
invariant :p1143 + -1'p1177 = 0
invariant :p1157 + -1'p1177 = 0
invariant :p917 + -1'p1177 = 0
invariant :p1015 + -1'p1177 = 0
invariant :p860 + -1'p1177 = 0
invariant :p725 + -1'p1177 = 0
invariant :p1154 + -1'p1177 = 0
invariant :p428 + p429 + p430 + p431 + p432 + p433 + p434 + -1'p1177 = 0
invariant :p842 + -1'p1177 = 0
invariant :p22 + p23 + p24 + p25 + p26 + p27 + p28 + -1'p1177 = 0
invariant :p575 + -1'p1177 = 0
invariant :p155 + p156 + p157 + p158 + p159 + p160 + p161 + -1'p1177 = 0
invariant :p576 + -1'p1177 = 0
invariant :p898 + -1'p1177 = 0
invariant :p873 + -1'p1177 = 0
invariant :p773 + -1'p1177 = 0
invariant :p1149 + -1'p1177 = 0
invariant :p605 + -1'p1177 = 0
invariant :p435 + p436 + p437 + p438 + p439 + p440 + p441 + -1'p1177 = 0
invariant :p1140 + -1'p1177 = 0
invariant :p1037 + -1'p1177 = 0
invariant :p798 + -1'p1177 = 0
invariant :p646 + -1'p1177 = 0
invariant :p636 + -1'p1177 = 0
invariant :p1100 + -1'p1177 = 0
invariant :p867 + -1'p1177 = 0
invariant :p726 + -1'p1177 = 0
invariant :p946 + -1'p1177 = 0
invariant :p784 + -1'p1177 = 0
invariant :p706 + -1'p1177 = 0
invariant :p780 + -1'p1177 = 0
invariant :p64 + p65 + p66 + p67 + p68 + p69 + p70 + -1'p1177 = 0
invariant :p92 + p93 + p94 + p95 + p96 + p97 + p98 + -1'p1177 = 0
invariant :p791 + -1'p1177 = 0
invariant :p588 + -1'p1177 = 0
invariant :p762 + -1'p1177 = 0
invariant :p1007 + -1'p1177 = 0
invariant :p1121 + -1'p1177 = 0
invariant :p713 + -1'p1177 = 0
invariant :p1032 + -1'p1177 = 0
invariant :p952 + -1'p1177 = 0
invariant :p820 + -1'p1177 = 0
invariant :p456 + p457 + p458 + p459 + p460 + p461 + p462 + -1'p1177 = 0
invariant :p704 + -1'p1177 = 0
invariant :p942 + -1'p1177 = 0
invariant :p666 + -1'p1177 = 0
invariant :p358 + p359 + p360 + p361 + p362 + p363 + p364 + -1'p1177 = 0
invariant :p330 + p331 + p332 + p333 + p334 + p335 + p336 + -1'p1177 = 0
invariant :p885 + -1'p1177 = 0
invariant :p470 + p471 + p472 + p473 + p474 + p475 + p476 + -1'p1177 = 0
invariant :p323 + p324 + p325 + p326 + p327 + p328 + p329 + -1'p1177 = 0
invariant :p1005 + -1'p1177 = 0
invariant :p850 + -1'p1177 = 0
invariant :p1058 + -1'p1177 = 0
invariant :p526 + p527 + p528 + p529 + p530 + p531 + p532 + p533 + p534 + p535 + -1'p1177 = 0
invariant :p793 + -1'p1177 = 0
invariant :p85 + p86 + p87 + p88 + p89 + p90 + p91 + -1'p1177 = 0
invariant :p691 + -1'p1177 = 0
invariant :p623 + -1'p1177 = 0
invariant :p717 + -1'p1177 = 0
invariant :p681 + -1'p1177 = 0
invariant :p864 + -1'p1177 = 0
invariant :p674 + -1'p1177 = 0
invariant :p861 + -1'p1177 = 0
invariant :p1159 + -1'p1177 = 0
invariant :p1176 + -1'p1177 = 0
invariant :p1107 + -1'p1177 = 0
invariant :p892 + -1'p1177 = 0
invariant :p1132 + -1'p1177 = 0
invariant :p1070 + -1'p1177 = 0
invariant :p827 + -1'p1177 = 0
invariant :p846 + -1'p1177 = 0
invariant :p769 + -1'p1177 = 0
invariant :p731 + -1'p1177 = 0
invariant :p744 + -1'p1177 = 0
invariant :p1086 + -1'p1177 = 0
invariant :p1111 + -1'p1177 = 0
invariant :p1056 + -1'p1177 = 0
invariant :p1083 + -1'p1177 = 0
invariant :p288 + p289 + p290 + p291 + p292 + p293 + p294 + -1'p1177 = 0
invariant :p617 + -1'p1177 = 0
invariant :p671 + -1'p1177 = 0
invariant :p99 + p100 + p101 + p102 + p103 + p104 + p105 + -1'p1177 = 0
invariant :p1123 + -1'p1177 = 0
invariant :p938 + -1'p1177 = 0
invariant :p162 + p163 + p164 + p165 + p166 + p167 + p168 + -1'p1177 = 0
invariant :p730 + -1'p1177 = 0
invariant :p887 + -1'p1177 = 0
invariant :p1156 + -1'p1177 = 0
invariant :p804 + -1'p1177 = 0
invariant :p941 + -1'p1177 = 0
invariant :p274 + p275 + p276 + p277 + p278 + p279 + p280 + -1'p1177 = 0
invariant :p536 + p537 + p538 + p539 + p540 + p541 + p542 + p543 + p544 + p545 + -1'p1177 = 0
invariant :p400 + p401 + p402 + p403 + p404 + p405 + p406 + -1'p1177 = 0
invariant :p890 + -1'p1177 = 0
invariant :p809 + -1'p1177 = 0
invariant :p819 + -1'p1177 = 0
invariant :p1110 + -1'p1177 = 0
invariant :p662 + -1'p1177 = 0
invariant :p1125 + -1'p1177 = 0
invariant :p893 + -1'p1177 = 0
invariant :p1128 + -1'p1177 = 0
invariant :p950 + -1'p1177 = 0
invariant :p983 + -1'p1177 = 0
invariant :p939 + -1'p1177 = 0
invariant :p888 + -1'p1177 = 0
invariant :p754 + -1'p1177 = 0
invariant :p407 + p408 + p409 + p410 + p411 + p412 + p413 + -1'p1177 = 0
invariant :p633 + -1'p1177 = 0
invariant :p1034 + -1'p1177 = 0
invariant :p686 + -1'p1177 = 0
invariant :p615 + -1'p1177 = 0
invariant :p1078 + -1'p1177 = 0
invariant :p1066 + -1'p1177 = 0
invariant :p281 + p282 + p283 + p284 + p285 + p286 + p287 + -1'p1177 = 0
invariant :p982 + -1'p1177 = 0
invariant :p905 + -1'p1177 = 0
invariant :p788 + -1'p1177 = 0
invariant :p204 + p205 + p206 + p207 + p208 + p209 + p210 + -1'p1177 = 0
invariant :p612 + -1'p1177 = 0
invariant :p239 + p240 + p241 + p242 + p243 + p244 + p245 + -1'p1177 = 0
invariant :p658 + -1'p1177 = 0
invariant :p951 + -1'p1177 = 0
invariant :p393 + p394 + p395 + p396 + p397 + p398 + p399 + -1'p1177 = 0
invariant :p260 + p261 + p262 + p263 + p264 + p265 + p266 + -1'p1177 = 0
invariant :p707 + -1'p1177 = 0
invariant :p1059 + -1'p1177 = 0
invariant :p675 + -1'p1177 = 0
invariant :p1173 + -1'p1177 = 0
invariant :p1090 + -1'p1177 = 0
invariant :p701 + -1'p1177 = 0
invariant :p71 + p72 + p73 + p74 + p75 + p76 + p77 + -1'p1177 = 0
invariant :p733 + -1'p1177 = 0
invariant :p36 + p37 + p38 + p39 + p40 + p41 + p42 + -1'p1177 = 0
invariant :p776 + -1'p1177 = 0
invariant :p848 + -1'p1177 = 0
invariant :p812 + -1'p1177 = 0
invariant :p843 + -1'p1177 = 0
invariant :p826 + -1'p1177 = 0
invariant :p927 + -1'p1177 = 0
invariant :p1141 + -1'p1177 = 0
invariant :p879 + -1'p1177 = 0
invariant :p920 + -1'p1177 = 0
invariant :p491 + p492 + p493 + p494 + p495 + p496 + p497 + -1'p1177 = 0
invariant :p741 + -1'p1177 = 0
invariant :p1153 + -1'p1177 = 0
invariant :p1042 + -1'p1177 = 0
invariant :p751 + -1'p1177 = 0
invariant :p857 + -1'p1177 = 0
invariant :p1063 + -1'p1177 = 0
invariant :p702 + -1'p1177 = 0
invariant :p668 + -1'p1177 = 0
invariant :p808 + -1'p1177 = 0
invariant :p703 + -1'p1177 = 0
invariant :p1108 + -1'p1177 = 0
invariant :p688 + -1'p1177 = 0
invariant :p622 + -1'p1177 = 0
invariant :p1040 + -1'p1177 = 0
invariant :p906 + -1'p1177 = 0
invariant :p594 + -1'p1177 = 0
invariant :p1102 + -1'p1177 = 0
invariant :p1162 + -1'p1177 = 0
invariant :p959 + -1'p1177 = 0
invariant :p822 + -1'p1177 = 0
invariant :p580 + -1'p1177 = 0
invariant :p670 + -1'p1177 = 0
invariant :p1054 + -1'p1177 = 0
invariant :p824 + -1'p1177 = 0
invariant :p772 + -1'p1177 = 0
invariant :p823 + -1'p1177 = 0
invariant :p1092 + -1'p1177 = 0
invariant :p1144 + -1'p1177 = 0
invariant :p414 + p415 + p416 + p417 + p418 + p419 + p420 + -1'p1177 = 0
invariant :p106 + p107 + p108 + p109 + p110 + p111 + p112 + -1'p1177 = 0
invariant :p794 + -1'p1177 = 0
invariant :p949 + -1'p1177 = 0
invariant :p716 + -1'p1177 = 0
invariant :p802 + -1'p1177 = 0
invariant :p1041 + -1'p1177 = 0
invariant :p620 + -1'p1177 = 0
invariant :p782 + -1'p1177 = 0
invariant :p870 + -1'p1177 = 0
invariant :p972 + -1'p1177 = 0
invariant :p677 + -1'p1177 = 0
invariant :p637 + -1'p1177 = 0
invariant :p779 + -1'p1177 = 0
invariant :p714 + -1'p1177 = 0
invariant :p909 + -1'p1177 = 0
invariant :p743 + -1'p1177 = 0
invariant :p1096 + -1'p1177 = 0
invariant :p813 + -1'p1177 = 0
invariant :p365 + p366 + p367 + p368 + p369 + p370 + p371 + -1'p1177 = 0
invariant :p584 + -1'p1177 = 0
invariant :p995 + -1'p1177 = 0
invariant :p616 + -1'p1177 = 0
invariant :p795 + -1'p1177 = 0
invariant :p993 + -1'p1177 = 0
invariant :p854 + -1'p1177 = 0
invariant :p519 + p520 + p521 + p522 + p523 + p524 + p525 + -1'p1177 = 0
invariant :p583 + -1'p1177 = 0
invariant :p1091 + -1'p1177 = 0
invariant :p663 + -1'p1177 = 0
invariant :p1115 + -1'p1177 = 0
invariant :p924 + -1'p1177 = 0
invariant :p761 + -1'p1177 = 0
invariant :p832 + -1'p1177 = 0
invariant :p818 + -1'p1177 = 0
invariant :p797 + -1'p1177 = 0
invariant :p1024 + -1'p1177 = 0
invariant :p834 + -1'p1177 = 0
invariant :p884 + -1'p1177 = 0
invariant :p700 + -1'p1177 = 0
invariant :p672 + -1'p1177 = 0
invariant :p961 + -1'p1177 = 0
invariant :p1146 + -1'p1177 = 0
invariant :p856 + -1'p1177 = 0
invariant :p921 + -1'p1177 = 0
invariant :p630 + -1'p1177 = 0
invariant :p657 + -1'p1177 = 0
invariant :p894 + -1'p1177 = 0
invariant :p955 + -1'p1177 = 0
invariant :p680 + -1'p1177 = 0
invariant :p747 + -1'p1177 = 0
invariant :p1124 + -1'p1177 = 0
invariant :p1126 + -1'p1177 = 0
invariant :p574 + -1'p1177 = 0
invariant :p934 + -1'p1177 = 0
invariant :p1150 + -1'p1177 = 0
invariant :p498 + p499 + p500 + p501 + p502 + p503 + p504 + -1'p1177 = 0
invariant :p648 + -1'p1177 = 0
invariant :p722 + -1'p1177 = 0
invariant :p1171 + -1'p1177 = 0
invariant :p679 + -1'p1177 = 0
invariant :p1082 + -1'p1177 = 0
invariant :p316 + p317 + p318 + p319 + p320 + p321 + p322 + -1'p1177 = 0
invariant :p505 + p506 + p507 + p508 + p509 + p510 + p511 + -1'p1177 = 0
invariant :p903 + -1'p1177 = 0
invariant :p947 + -1'p1177 = 0
invariant :p953 + -1'p1177 = 0
invariant :p1008 + -1'p1177 = 0
invariant :p841 + -1'p1177 = 0
invariant :p712 + -1'p1177 = 0
invariant :p582 + -1'p1177 = 0
invariant :p994 + -1'p1177 = 0
invariant :p1139 + -1'p1177 = 0
invariant :p954 + -1'p1177 = 0
invariant :p877 + -1'p1177 = 0
invariant :p1062 + -1'p1177 = 0
invariant :p998 + -1'p1177 = 0
invariant :p705 + -1'p1177 = 0
invariant :p1018 + -1'p1177 = 0
invariant :p1044 + -1'p1177 = 0
invariant :p853 + -1'p1177 = 0
Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCshifumi\_PT\_4a\_flat\_flat\_flat\_flat\_mod,2.41187e+67,28.1762,146264,1390,21,77547,2814,7835,75529,68,2549,0
Total reachable state count : 2.411865032257058774852760846768617816824e+67

Verifying 16 reachability properties.
Invariant property DLCshifumi-PT-4a-ReachabilityFireability-00 does not hold.
FORMULA DLCshifumi-PT-4a-ReachabilityFireability-00 FALSE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING USE_NUPN

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCshifumi-PT-4a-ReachabilityFireability-00,4.42996e+64,28.1874,146296,701,46,77547,2814,7851,75529,72,2549,63
Reachability property DLCshifumi-PT-4a-ReachabilityFireability-01 is true.
FORMULA DLCshifumi-PT-4a-ReachabilityFireability-01 TRUE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING USE_NUPN

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCshifumi-PT-4a-ReachabilityFireability-01,4.92217e+64,28.1911,146392,700,33,77547,2814,7874,75529,73,2549,69
Reachability property DLCshifumi-PT-4a-ReachabilityFireability-02 is true.
FORMULA DLCshifumi-PT-4a-ReachabilityFireability-02 TRUE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING USE_NUPN

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCshifumi-PT-4a-ReachabilityFireability-02,3.79711e+63,28.2046,146392,703,41,77547,2814,7907,75529,77,2549,1360
Invariant property DLCshifumi-PT-4a-ReachabilityFireability-03 does not hold.
FORMULA DLCshifumi-PT-4a-ReachabilityFireability-03 FALSE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING USE_NUPN

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCshifumi-PT-4a-ReachabilityFireability-03,2.41187e+66,28.2064,146392,698,22,77547,2814,7910,75529,77,2549,1361
Reachability property DLCshifumi-PT-4a-ReachabilityFireability-04 is true.
FORMULA DLCshifumi-PT-4a-ReachabilityFireability-04 TRUE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING USE_NUPN

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCshifumi-PT-4a-ReachabilityFireability-04,3.98696e+64,28.2119,146392,702,41,77547,2814,7944,75529,77,2549,1602
Reachability property DLCshifumi-PT-4a-ReachabilityFireability-05 is true.
FORMULA DLCshifumi-PT-4a-ReachabilityFireability-05 TRUE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING USE_NUPN

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCshifumi-PT-4a-ReachabilityFireability-05,3.44552e+65,28.2185,146392,699,31,77547,2814,7953,75529,77,2549,2223
Invariant property DLCshifumi-PT-4a-ReachabilityFireability-06 does not hold.
FORMULA DLCshifumi-PT-4a-ReachabilityFireability-06 FALSE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING USE_NUPN

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCshifumi-PT-4a-ReachabilityFireability-06,2.06731e+66,28.2216,146392,699,25,77547,2814,7970,75529,77,2549,2404
Reachability property DLCshifumi-PT-4a-ReachabilityFireability-07 is true.
FORMULA DLCshifumi-PT-4a-ReachabilityFireability-07 TRUE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING USE_NUPN

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCshifumi-PT-4a-ReachabilityFireability-07,4.92217e+64,28.2265,146392,700,32,77547,2814,7985,75529,78,2549,2665
Reachability property DLCshifumi-PT-4a-ReachabilityFireability-08 does not hold.
FORMULA DLCshifumi-PT-4a-ReachabilityFireability-08 FALSE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING USE_NUPN
No reachable states exhibit your property : DLCshifumi-PT-4a-ReachabilityFireability-08

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCshifumi-PT-4a-ReachabilityFireability-08,0,28.2335,146392,1,0,77547,2814,8037,75529,83,2549,3558
Reachability property DLCshifumi-PT-4a-ReachabilityFireability-09 is true.
FORMULA DLCshifumi-PT-4a-ReachabilityFireability-09 TRUE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING USE_NUPN

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCshifumi-PT-4a-ReachabilityFireability-09,2.41187e+66,28.2344,146392,698,26,77547,2814,8039,75529,83,2549,3559
Reachability property DLCshifumi-PT-4a-ReachabilityFireability-10 is true.
FORMULA DLCshifumi-PT-4a-ReachabilityFireability-10 TRUE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING USE_NUPN

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCshifumi-PT-4a-ReachabilityFireability-10,2.5314e+66,28.2436,146392,700,33,77547,2814,8050,75529,83,2549,4243
Invariant property DLCshifumi-PT-4a-ReachabilityFireability-11 does not hold.
FORMULA DLCshifumi-PT-4a-ReachabilityFireability-11 FALSE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING USE_NUPN

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCshifumi-PT-4a-ReachabilityFireability-11,3.44552e+66,28.245,146392,698,26,77547,2814,8053,75529,83,2549,4244
Invariant property DLCshifumi-PT-4a-ReachabilityFireability-12 is true.
FORMULA DLCshifumi-PT-4a-ReachabilityFireability-12 TRUE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING USE_NUPN

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCshifumi-PT-4a-ReachabilityFireability-12,0,28.259,146392,1,0,77547,2814,8074,75529,83,2549,5755
Reachability property DLCshifumi-PT-4a-ReachabilityFireability-13 is true.
FORMULA DLCshifumi-PT-4a-ReachabilityFireability-13 TRUE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING USE_NUPN

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCshifumi-PT-4a-ReachabilityFireability-13,3.44552e+66,28.2623,146392,698,26,77547,2814,8082,75529,83,2549,5756
Reachability property DLCshifumi-PT-4a-ReachabilityFireability-14 is true.
FORMULA DLCshifumi-PT-4a-ReachabilityFireability-14 TRUE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING USE_NUPN

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCshifumi-PT-4a-ReachabilityFireability-14,4.92217e+63,28.2703,146392,701,39,77547,2814,8123,75529,85,2549,6524
Reachability property DLCshifumi-PT-4a-ReachabilityFireability-15 is true.
FORMULA DLCshifumi-PT-4a-ReachabilityFireability-15 TRUE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING USE_NUPN

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCshifumi-PT-4a-ReachabilityFireability-15,2.41187e+65,28.2725,146392,699,33,77547,2814,8135,75529,85,2549,6531
WARNING : LTS min runner thread was asked to interrupt. Dying gracefully.

BK_STOP 1527321680661

--------------------
content from stderr:

+ export BINDIR=/home/mcc/BenchKit/
+ BINDIR=/home/mcc/BenchKit/
++ pwd
+ export MODEL=/home/mcc/execution
+ MODEL=/home/mcc/execution
+ /home/mcc/BenchKit//runeclipse.sh /home/mcc/execution ReachabilityFireability -its -ltsminpath /home/mcc/BenchKit//lts_install_dir/ -louvain -smt
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ /home/mcc/BenchKit//itstools/its-tools -consoleLog -data /home/mcc/execution/workspace -pnfolder /home/mcc/execution -examination ReachabilityFireability -z3path /home/mcc/BenchKit//z3/bin/z3 -yices2path /home/mcc/BenchKit//yices/bin/yices -its -ltsminpath /home/mcc/BenchKit//lts_install_dir/ -louvain -smt -vmargs -Dosgi.locking=none -Declipse.stateSaveDelayInterval=-1 -Dosgi.configuration.area=/tmp/.eclipse -Xss8m -Xms40m -Xmx8192m -Dfile.encoding=UTF-8 -Dosgi.requiredJavaVersion=1.6
May 26, 2018 8:00:41 AM fr.lip6.move.gal.application.Application start
INFO: Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, ReachabilityFireability, -z3path, /home/mcc/BenchKit//z3/bin/z3, -yices2path, /home/mcc/BenchKit//yices/bin/yices, -its, -ltsminpath, /home/mcc/BenchKit//lts_install_dir/, -louvain, -smt]
May 26, 2018 8:00:41 AM fr.lip6.move.gal.application.MccTranslator transformPNML
INFO: Parsing pnml file : /home/mcc/execution/model.pnml
May 26, 2018 8:00:41 AM fr.lip6.move.gal.nupn.PTNetReader loadFromXML
INFO: Load time of PNML (sax parser for PT used): 451 ms
May 26, 2018 8:00:41 AM fr.lip6.move.gal.pnml.togal.PTGALTransformer handlePage
INFO: Transformed 1178 places.
May 26, 2018 8:00:41 AM fr.lip6.move.gal.pnml.togal.PTGALTransformer handlePage
INFO: Transformed 7504 transitions.
May 26, 2018 8:00:41 AM fr.lip6.move.gal.pnml.togal.PnmlToGalTransformer transform
INFO: Found NUPN structural information;
May 26, 2018 8:00:43 AM fr.lip6.move.gal.instantiate.GALRewriter flatten
INFO: Flatten gal took : 1516 ms
May 26, 2018 8:00:43 AM fr.lip6.move.gal.application.MccTranslator applyOrder
INFO: Applying decomposition
May 26, 2018 8:00:44 AM fr.lip6.move.gal.instantiate.GALRewriter flatten
INFO: Flatten gal took : 1124 ms
May 26, 2018 8:00:44 AM fr.lip6.move.gal.semantics.DeterministicNextBuilder getDeterministicNext
INFO: Input system was already deterministic with 7504 transitions.
May 26, 2018 8:00:44 AM fr.lip6.move.gal.gal2pins.Gal2PinsTransformerNext transform
INFO: Too many transitions (7504) to apply POR reductions. Disabling POR matrices.
May 26, 2018 8:00:45 AM fr.lip6.move.gal.instantiate.GALRewriter flatten
INFO: Flatten gal took : 1287 ms
May 26, 2018 8:00:45 AM fr.lip6.move.gal.semantics.DeterministicNextBuilder getDeterministicNext
INFO: Input system was already deterministic with 7504 transitions.
May 26, 2018 8:00:45 AM fr.lip6.move.gal.gal2pins.Gal2PinsTransformerNext transform
INFO: Built C files in 1571ms conformant to PINS in folder :/home/mcc/execution
May 26, 2018 8:00:45 AM fr.lip6.move.gal.instantiate.GALRewriter flatten
INFO: Flatten gal took : 736 ms
May 26, 2018 8:00:46 AM fr.lip6.move.gal.instantiate.CompositeBuilder decomposeWithOrder
INFO: Decomposing Gal with order
May 26, 2018 8:00:47 AM fr.lip6.move.gal.instantiate.GALRewriter flatten
INFO: Flatten gal took : 1063 ms
May 26, 2018 8:00:47 AM fr.lip6.move.gal.instantiate.CompositeBuilder rewriteArraysToAllowPartition
INFO: Rewriting arrays to variables to allow decomposition.
May 26, 2018 8:00:48 AM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd checkProperties
INFO: Ran tautology test, simplified 0 / 16 in 4107 ms.
May 26, 2018 8:00:49 AM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property DLCshifumi-PT-4a-ReachabilityFireability-00(UNSAT) depth K=0 took 47 ms
May 26, 2018 8:00:49 AM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property DLCshifumi-PT-4a-ReachabilityFireability-01(UNSAT) depth K=0 took 9 ms
May 26, 2018 8:00:49 AM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property DLCshifumi-PT-4a-ReachabilityFireability-02(UNSAT) depth K=0 took 14 ms
May 26, 2018 8:00:49 AM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property DLCshifumi-PT-4a-ReachabilityFireability-03(UNSAT) depth K=0 took 11 ms
May 26, 2018 8:00:49 AM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property DLCshifumi-PT-4a-ReachabilityFireability-04(UNSAT) depth K=0 took 68 ms
May 26, 2018 8:00:49 AM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property DLCshifumi-PT-4a-ReachabilityFireability-05(UNSAT) depth K=0 took 15 ms
May 26, 2018 8:00:49 AM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property DLCshifumi-PT-4a-ReachabilityFireability-06(UNSAT) depth K=0 took 19 ms
May 26, 2018 8:00:49 AM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property DLCshifumi-PT-4a-ReachabilityFireability-07(UNSAT) depth K=0 took 11 ms
May 26, 2018 8:00:49 AM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property DLCshifumi-PT-4a-ReachabilityFireability-08(UNSAT) depth K=0 took 11 ms
May 26, 2018 8:00:49 AM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property DLCshifumi-PT-4a-ReachabilityFireability-09(UNSAT) depth K=0 took 9 ms
May 26, 2018 8:00:49 AM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property DLCshifumi-PT-4a-ReachabilityFireability-10(UNSAT) depth K=0 took 1 ms
May 26, 2018 8:00:49 AM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property DLCshifumi-PT-4a-ReachabilityFireability-11(UNSAT) depth K=0 took 21 ms
May 26, 2018 8:00:49 AM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property DLCshifumi-PT-4a-ReachabilityFireability-12(UNSAT) depth K=0 took 7 ms
May 26, 2018 8:00:49 AM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property DLCshifumi-PT-4a-ReachabilityFireability-13(UNSAT) depth K=0 took 11 ms
May 26, 2018 8:00:49 AM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property DLCshifumi-PT-4a-ReachabilityFireability-14(UNSAT) depth K=0 took 11 ms
May 26, 2018 8:00:49 AM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property DLCshifumi-PT-4a-ReachabilityFireability-15(UNSAT) depth K=0 took 11 ms
May 26, 2018 8:00:49 AM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property DLCshifumi-PT-4a-ReachabilityFireability-00(UNSAT) depth K=1 took 56 ms
May 26, 2018 8:00:49 AM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property DLCshifumi-PT-4a-ReachabilityFireability-01(UNSAT) depth K=1 took 54 ms
May 26, 2018 8:00:49 AM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property DLCshifumi-PT-4a-ReachabilityFireability-02(UNSAT) depth K=1 took 20 ms
May 26, 2018 8:00:49 AM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property DLCshifumi-PT-4a-ReachabilityFireability-03(UNSAT) depth K=1 took 16 ms
May 26, 2018 8:00:49 AM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property DLCshifumi-PT-4a-ReachabilityFireability-04(UNSAT) depth K=1 took 33 ms
May 26, 2018 8:00:49 AM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property DLCshifumi-PT-4a-ReachabilityFireability-05(UNSAT) depth K=1 took 17 ms
May 26, 2018 8:00:49 AM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property DLCshifumi-PT-4a-ReachabilityFireability-06(UNSAT) depth K=1 took 12 ms
May 26, 2018 8:00:49 AM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property DLCshifumi-PT-4a-ReachabilityFireability-07(UNSAT) depth K=1 took 25 ms
May 26, 2018 8:00:49 AM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property DLCshifumi-PT-4a-ReachabilityFireability-08(UNSAT) depth K=1 took 63 ms
May 26, 2018 8:00:49 AM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property DLCshifumi-PT-4a-ReachabilityFireability-09(UNSAT) depth K=1 took 7 ms
May 26, 2018 8:00:49 AM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property DLCshifumi-PT-4a-ReachabilityFireability-10(UNSAT) depth K=1 took 10 ms
May 26, 2018 8:00:49 AM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property DLCshifumi-PT-4a-ReachabilityFireability-11(UNSAT) depth K=1 took 8 ms
May 26, 2018 8:00:49 AM fr.lip6.move.gal.semantics.DeterministicNextBuilder getDeterministicNext
INFO: Input system was already deterministic with 7504 transitions.
May 26, 2018 8:00:49 AM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property DLCshifumi-PT-4a-ReachabilityFireability-12(UNSAT) depth K=1 took 20 ms
May 26, 2018 8:00:49 AM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property DLCshifumi-PT-4a-ReachabilityFireability-13(UNSAT) depth K=1 took 16 ms
May 26, 2018 8:00:49 AM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property DLCshifumi-PT-4a-ReachabilityFireability-14(UNSAT) depth K=1 took 8 ms
May 26, 2018 8:00:49 AM fr.lip6.move.gal.instantiate.Instantiator fuseIsomorphicEffects
INFO: Removed a total of 11802 redundant transitions.
May 26, 2018 8:00:49 AM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property DLCshifumi-PT-4a-ReachabilityFireability-15(UNSAT) depth K=1 took 13 ms
May 26, 2018 8:00:49 AM fr.lip6.move.serialization.SerializationUtil systemToFile
INFO: Time to serialize gal into /home/mcc/execution/ReachabilityFireability.pnml.gal : 102 ms
May 26, 2018 8:00:49 AM fr.lip6.move.serialization.SerializationUtil serializePropertiesForITSTools
INFO: Time to serialize properties into /home/mcc/execution/ReachabilityFireability.prop : 1 ms
May 26, 2018 8:00:53 AM fr.lip6.move.gal.gal2smt.bmc.KInductionSolver computeAndDeclareInvariants
INFO: Computed 691 place invariants in 1143 ms
May 26, 2018 8:00:56 AM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property DLCshifumi-PT-4a-ReachabilityFireability-00(UNSAT) depth K=2 took 6500 ms
May 26, 2018 8:00:57 AM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property DLCshifumi-PT-4a-ReachabilityFireability-01(UNSAT) depth K=2 took 956 ms
May 26, 2018 8:00:57 AM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property DLCshifumi-PT-4a-ReachabilityFireability-02(UNSAT) depth K=2 took 336 ms
May 26, 2018 8:00:57 AM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property DLCshifumi-PT-4a-ReachabilityFireability-03(UNSAT) depth K=2 took 356 ms
May 26, 2018 8:00:58 AM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property DLCshifumi-PT-4a-ReachabilityFireability-04(UNSAT) depth K=2 took 377 ms
May 26, 2018 8:00:58 AM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property DLCshifumi-PT-4a-ReachabilityFireability-05(UNSAT) depth K=2 took 365 ms
May 26, 2018 8:00:59 AM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property DLCshifumi-PT-4a-ReachabilityFireability-06(UNSAT) depth K=2 took 398 ms
May 26, 2018 8:00:59 AM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property DLCshifumi-PT-4a-ReachabilityFireability-07(UNSAT) depth K=2 took 345 ms
May 26, 2018 8:00:59 AM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property DLCshifumi-PT-4a-ReachabilityFireability-08(UNSAT) depth K=2 took 540 ms
May 26, 2018 8:01:00 AM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property DLCshifumi-PT-4a-ReachabilityFireability-09(UNSAT) depth K=2 took 474 ms
May 26, 2018 8:01:00 AM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property DLCshifumi-PT-4a-ReachabilityFireability-10(UNSAT) depth K=2 took 482 ms
May 26, 2018 8:01:01 AM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property DLCshifumi-PT-4a-ReachabilityFireability-11(UNSAT) depth K=2 took 541 ms
May 26, 2018 8:01:01 AM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property DLCshifumi-PT-4a-ReachabilityFireability-12(UNSAT) depth K=2 took 392 ms
May 26, 2018 8:01:02 AM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property DLCshifumi-PT-4a-ReachabilityFireability-13(UNSAT) depth K=2 took 780 ms
May 26, 2018 8:01:03 AM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property DLCshifumi-PT-4a-ReachabilityFireability-14(UNSAT) depth K=2 took 373 ms
May 26, 2018 8:01:03 AM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property DLCshifumi-PT-4a-ReachabilityFireability-15(UNSAT) depth K=2 took 383 ms
May 26, 2018 8:01:09 AM fr.lip6.move.gal.gal2smt.bmc.KInductionSolver init
INFO: Proved 1178 variables to be positive in 17120 ms
May 26, 2018 8:01:19 AM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd checkProperties
WARNING: Interrupting SMT solver.
May 26, 2018 8:01:19 AM fr.lip6.move.gal.gal2smt.bmc.NextBMCSolver checkSat
WARNING: SMT solver unexpectedly returned 'unknown' answer, retrying.
java.lang.RuntimeException: SMT solver raised an exception or timeout :(error "Failed to check-sat")
at fr.lip6.move.gal.gal2smt.bmc.NextBMCSolver.checkSat(NextBMCSolver.java:297)
at fr.lip6.move.gal.gal2smt.bmc.NextBMCSolver.checkSat(NextBMCSolver.java:305)
at fr.lip6.move.gal.gal2smt.bmc.KInductionSolver.verify(KInductionSolver.java:573)
at fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd.runKInduction(Gal2SMTFrontEnd.java:301)
at fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd.access$1(Gal2SMTFrontEnd.java:274)
at fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd$2.run(Gal2SMTFrontEnd.java:166)
at java.lang.Thread.run(Thread.java:748)
May 26, 2018 8:01:19 AM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runKInduction
WARNING: Unexpected error occurred while running SMT. Was verifying DLCshifumi-PT-4a-ReachabilityFireability-00 K-induction depth 0
Exception in thread "Thread-6" java.lang.RuntimeException: java.lang.RuntimeException: SMT solver raised an exception or timeout :(error "Failed to check-sat")
at fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd.runKInduction(Gal2SMTFrontEnd.java:336)
at fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd.access$1(Gal2SMTFrontEnd.java:274)
at fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd$2.run(Gal2SMTFrontEnd.java:166)
at java.lang.Thread.run(Thread.java:748)
Caused by: java.lang.RuntimeException: SMT solver raised an exception or timeout :(error "Failed to check-sat")
at fr.lip6.move.gal.gal2smt.bmc.NextBMCSolver.checkSat(NextBMCSolver.java:297)
at fr.lip6.move.gal.gal2smt.bmc.NextBMCSolver.checkSat(NextBMCSolver.java:305)
at fr.lip6.move.gal.gal2smt.bmc.KInductionSolver.verify(KInductionSolver.java:573)
at fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd.runKInduction(Gal2SMTFrontEnd.java:301)
... 3 more
java.lang.RuntimeException: SMT solver raised an exception or timeout :(error "Solver has unexpectedly terminated")
at fr.lip6.move.gal.gal2smt.bmc.NextBMCSolver.checkSat(NextBMCSolver.java:297)
at fr.lip6.move.gal.gal2smt.bmc.NextBMCSolver.verifyAssertion(NextBMCSolver.java:452)
at fr.lip6.move.gal.gal2smt.bmc.NextBMCSolver.verify(NextBMCSolver.java:435)
at fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd.runBMC(Gal2SMTFrontEnd.java:378)
at fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd.access$0(Gal2SMTFrontEnd.java:350)
at fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd$1.run(Gal2SMTFrontEnd.java:159)
at java.lang.Thread.run(Thread.java:748)
May 26, 2018 8:01:19 AM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
WARNING: Unexpected error occurred while running SMT. Was verifying DLCshifumi-PT-4a-ReachabilityFireability-00 SMT depth 3
java.lang.RuntimeException: java.lang.RuntimeException: SMT solver raised an exception or timeout :(error "Solver has unexpectedly terminated")
at fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd.runBMC(Gal2SMTFrontEnd.java:404)
at fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd.access$0(Gal2SMTFrontEnd.java:350)
at fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd$1.run(Gal2SMTFrontEnd.java:159)
at java.lang.Thread.run(Thread.java:748)
Caused by: java.lang.RuntimeException: SMT solver raised an exception or timeout :(error "Solver has unexpectedly terminated")
at fr.lip6.move.gal.gal2smt.bmc.NextBMCSolver.checkSat(NextBMCSolver.java:297)
at fr.lip6.move.gal.gal2smt.bmc.NextBMCSolver.verifyAssertion(NextBMCSolver.java:452)
at fr.lip6.move.gal.gal2smt.bmc.NextBMCSolver.verify(NextBMCSolver.java:435)
at fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd.runBMC(Gal2SMTFrontEnd.java:378)
... 3 more
May 26, 2018 8:01:19 AM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: During BMC, SMT solver timed out at depth 3
May 26, 2018 8:01:19 AM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solving timed out (3600000 secs) at depth 3
May 26, 2018 8:01:19 AM fr.lip6.move.gal.application.SMTRunner$2 run
INFO: SMT solved 0/ 16 properties. Interrupting other analysis methods.

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCshifumi-PT-4a"
export BK_EXAMINATION="ReachabilityFireability"
export BK_TOOL="itstoolsl"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

tar xzf /home/mcc/BenchKit/INPUTS/DLCshifumi-PT-4a.tgz
mv DLCshifumi-PT-4a execution
cd execution
pwd
ls -lh

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-3637"
echo " Executing tool itstoolsl"
echo " Input is DLCshifumi-PT-4a, examination is ReachabilityFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r069-smll-152649742000189"
echo "====================================================================="
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "ReachabilityFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "ReachabilityFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "ReachabilityFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property ReachabilityFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "ReachabilityFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' ReachabilityFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;