Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Waiting for the VM to be ready (probing ssh)
.................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
/home/mcc/execution
total 824K
-rw-r--r-- 1 mcc users 4.0K May 15 18:54 CTLCardinality.txt
-rw-r--r-- 1 mcc users 25K May 15 18:54 CTLCardinality.xml
-rw-r--r-- 1 mcc users 2.3K May 15 18:54 CTLFireability.txt
-rw-r--r-- 1 mcc users 15K May 15 18:54 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.0K May 15 18:50 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 5.9K May 15 18:50 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 2.4K May 15 18:54 LTLCardinality.txt
-rw-r--r-- 1 mcc users 11K May 15 18:54 LTLCardinality.xml
-rw-r--r-- 1 mcc users 1.8K May 15 18:54 LTLFireability.txt
-rw-r--r-- 1 mcc users 7.9K May 15 18:54 LTLFireability.xml
-rw-r--r-- 1 mcc users 3.4K May 15 18:54 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 17K May 15 18:54 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 106 May 15 18:54 ReachabilityDeadlock.txt
-rw-r--r-- 1 mcc users 344 May 15 18:54 ReachabilityDeadlock.xml
-rw-r--r-- 1 mcc users 2.7K May 15 18:54 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 16K May 15 18:54 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K May 15 18:54 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K May 15 18:54 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 15 18:50 equiv_col
-rw-r--r-- 1 mcc users 4 May 15 18:50 instance
-rw-r--r-- 1 mcc users 6 May 15 18:50 iscolored
-rw-r--r-- 1 mcc users 660K May 15 18:50 model.pnml
=====================================================================
Generated by BenchKit 2-3637
Executing tool itstoolsl
Input is DLCround-PT-10a, examination is ReachabilityCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r069-smll-152649741800103
=====================================================================

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME DLCround-PT-10a-ReachabilityCardinality-00
FORMULA_NAME DLCround-PT-10a-ReachabilityCardinality-01
FORMULA_NAME DLCround-PT-10a-ReachabilityCardinality-02
FORMULA_NAME DLCround-PT-10a-ReachabilityCardinality-03
FORMULA_NAME DLCround-PT-10a-ReachabilityCardinality-04
FORMULA_NAME DLCround-PT-10a-ReachabilityCardinality-05
FORMULA_NAME DLCround-PT-10a-ReachabilityCardinality-06
FORMULA_NAME DLCround-PT-10a-ReachabilityCardinality-07
FORMULA_NAME DLCround-PT-10a-ReachabilityCardinality-08
FORMULA_NAME DLCround-PT-10a-ReachabilityCardinality-09
FORMULA_NAME DLCround-PT-10a-ReachabilityCardinality-10
FORMULA_NAME DLCround-PT-10a-ReachabilityCardinality-11
FORMULA_NAME DLCround-PT-10a-ReachabilityCardinality-12
FORMULA_NAME DLCround-PT-10a-ReachabilityCardinality-13
FORMULA_NAME DLCround-PT-10a-ReachabilityCardinality-14
FORMULA_NAME DLCround-PT-10a-ReachabilityCardinality-15

=== Now, execution of the tool begins

BK_START 1527270013542

Using solver Z3 to compute partial order matrices.
Built C files in :
/home/mcc/execution
Running compilation step : CommandLine [args=[gcc, -c, -I/home/mcc/BenchKit//lts_install_dir//include, -I., -std=c99, -fPIC, -O3, model.c], workingDir=/home/mcc/execution]
Invoking ITS tools like this :CommandLine [args=[/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.201805241334/bin/its-reach-linux64, --gc-threshold, 2000000, --quiet, -i, /home/mcc/execution/ReachabilityCardinality.pnml.gal, -t, CGAL, -reachable-file, ReachabilityCardinality.prop, --nowitness], workingDir=/home/mcc/execution]

its-reach command run as :

/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.201805241334/bin/its-reach-linux64 --gc-threshold 2000000 --quiet -i /home/mcc/execution/ReachabilityCardinality.pnml.gal -t CGAL -reachable-file ReachabilityCardinality.prop --nowitness
Loading property file ReachabilityCardinality.prop.
Read [invariant] property : DLCround-PT-10a-ReachabilityCardinality-00 with value :((u13.p110==0)||(u178.p301==1))
Read [invariant] property : DLCround-PT-10a-ReachabilityCardinality-01 with value :((u187.p310==0)||(u141.p264==1))
Read [reachable] property : DLCround-PT-10a-ReachabilityCardinality-02 with value :(!(((u98.p221>=1)||((u111.p234==0)||(u70.p193==1)))||(((u7.p55==0)||(u198.p321==1))||(u6.p40>=1))))
Read [invariant] property : DLCround-PT-10a-ReachabilityCardinality-03 with value :((u71.p194==0)||(u141.p264==1))
Read [reachable] property : DLCround-PT-10a-ReachabilityCardinality-04 with value :(((u9.p69>=2)&&((u9.p71>=1)&&(u124.p247>=1)))||(!((u11.p91==0)||(u173.p296==1))))
Read [invariant] property : DLCround-PT-10a-ReachabilityCardinality-05 with value :(!(u10.p82>=2))
Read [invariant] property : DLCround-PT-10a-ReachabilityCardinality-06 with value :((((u15.p136>=3)||((u5.p32==0)||(u10.p80==1)))&&((u8.p66==0)||(u22.p145==1)))||((!(u65.p188>=1))&&((u141.p264>=1)||(u103.p226>=3))))
Read [reachable] property : DLCround-PT-10a-ReachabilityCardinality-07 with value :(((u101.p224==0)||(u1.p5==1))&&((u146.p269>=3)&&(((u110.p233==0)||(u162.p285==1))&&((u178.p301==0)||(u3.p15==1)))))
Read [reachable] property : DLCround-PT-10a-ReachabilityCardinality-08 with value :((u12.p105>=1)&&(!((u1.p1>=2)||((u214.p0==0)||(u180.p303==1)))))
Read [invariant] property : DLCround-PT-10a-ReachabilityCardinality-09 with value :((u8.p59==0)||(u140.p263==1))
Read [reachable] property : DLCround-PT-10a-ReachabilityCardinality-10 with value :((!((u14.p123>=2)||((u51.p174==0)||(u76.p199==1))))&&((u2.p8==0)||(u10.p87==1)))
Read [reachable] property : DLCround-PT-10a-ReachabilityCardinality-11 with value :((!(((u163.p286==0)||(u1.p7==1))||((u57.p180==0)||(u81.p204==1))))&&(((u13.p116>=1)&&((u1.p5==0)||(u2.p12==1)))||((u161.p284>=3)&&(u159.p282>=3))))
Read [invariant] property : DLCround-PT-10a-ReachabilityCardinality-12 with value :((u11.p97==0)||(u146.p269==1))
Read [invariant] property : DLCround-PT-10a-ReachabilityCardinality-13 with value :((!((u9.p77>=1)&&((u8.p67==0)||(u102.p225==1))))||(!(((u8.p62==0)||(u2.p14==1))&&((u180.p303==0)||(u8.p63==1)))))
Read [reachable] property : DLCround-PT-10a-ReachabilityCardinality-14 with value :((u105.p228>=2)&&(!(((u49.p172==0)||(u76.p199==1))&&((u2.p11==0)||(u13.p111==1)))))
Read [reachable] property : DLCround-PT-10a-ReachabilityCardinality-15 with value :((u79.p202>=2)&&(u159.p282>=2))
built 397 ordering constraints for composite.
Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCround\_PT\_10a\_flat\_flat\_flat\_flat\_mod,2.401e+14,1.96367,20324,434,21,8041,1017,2785,7377,68,1045,0
Total reachable state count : 240100000000001

Verifying 16 reachability properties.
Invariant property DLCround-PT-10a-ReachabilityCardinality-00 is true.
FORMULA DLCround-PT-10a-ReachabilityCardinality-00 TRUE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING USE_NUPN

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCround-PT-10a-ReachabilityCardinality-00,0,1.96609,20356,1,0,8041,1017,2791,7377,73,1045,118
Invariant property DLCround-PT-10a-ReachabilityCardinality-01 is true.
FORMULA DLCround-PT-10a-ReachabilityCardinality-01 TRUE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING USE_NUPN

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCround-PT-10a-ReachabilityCardinality-01,0,1.96668,20452,1,0,8041,1017,2796,7377,75,1045,220
Reachability property DLCround-PT-10a-ReachabilityCardinality-02 does not hold.
FORMULA DLCround-PT-10a-ReachabilityCardinality-02 FALSE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING USE_NUPN
No reachable states exhibit your property : DLCround-PT-10a-ReachabilityCardinality-02

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCround-PT-10a-ReachabilityCardinality-02,0,1.96844,20452,1,0,8041,1017,2812,7377,78,1045,544
Invariant property DLCround-PT-10a-ReachabilityCardinality-03 is true.
FORMULA DLCround-PT-10a-ReachabilityCardinality-03 TRUE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING USE_NUPN

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCround-PT-10a-ReachabilityCardinality-03,0,1.96937,20452,1,0,8041,1017,2815,7377,78,1045,706
Reachability property DLCround-PT-10a-ReachabilityCardinality-04 does not hold.
FORMULA DLCround-PT-10a-ReachabilityCardinality-04 FALSE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING USE_NUPN
No reachable states exhibit your property : DLCround-PT-10a-ReachabilityCardinality-04

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCround-PT-10a-ReachabilityCardinality-04,0,1.97095,20452,1,0,8041,1017,2830,7377,83,1045,861
Invariant property DLCround-PT-10a-ReachabilityCardinality-05 is true.
FORMULA DLCround-PT-10a-ReachabilityCardinality-05 TRUE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING USE_NUPN

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCround-PT-10a-ReachabilityCardinality-05,0,1.97137,20452,1,0,8041,1017,2834,7377,85,1045,861
Invariant property DLCround-PT-10a-ReachabilityCardinality-06 does not hold.
FORMULA DLCround-PT-10a-ReachabilityCardinality-06 FALSE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING USE_NUPN

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCround-PT-10a-ReachabilityCardinality-06,2.1609e+13,1.9751,20452,221,36,8041,1017,2856,7377,91,1045,1618
Reachability property DLCround-PT-10a-ReachabilityCardinality-07 does not hold.
FORMULA DLCround-PT-10a-ReachabilityCardinality-07 FALSE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING USE_NUPN
No reachable states exhibit your property : DLCround-PT-10a-ReachabilityCardinality-07

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCround-PT-10a-ReachabilityCardinality-07,0,1.97692,20452,1,0,8041,1017,2875,7377,92,1045,2098
Reachability property DLCround-PT-10a-ReachabilityCardinality-08 does not hold.
FORMULA DLCround-PT-10a-ReachabilityCardinality-08 FALSE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING USE_NUPN
No reachable states exhibit your property : DLCround-PT-10a-ReachabilityCardinality-08

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCround-PT-10a-ReachabilityCardinality-08,0,1.97791,20452,1,0,8041,1017,2886,7377,92,1045,2516
Invariant property DLCround-PT-10a-ReachabilityCardinality-09 is true.
FORMULA DLCround-PT-10a-ReachabilityCardinality-09 TRUE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING USE_NUPN

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCround-PT-10a-ReachabilityCardinality-09,0,1.97901,20452,1,0,8041,1017,2891,7377,94,1045,2662
Reachability property DLCround-PT-10a-ReachabilityCardinality-10 does not hold.
FORMULA DLCround-PT-10a-ReachabilityCardinality-10 FALSE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING USE_NUPN
No reachable states exhibit your property : DLCround-PT-10a-ReachabilityCardinality-10

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCround-PT-10a-ReachabilityCardinality-10,0,1.98113,20452,1,0,8041,1017,2903,7377,95,1045,2868
Reachability property DLCround-PT-10a-ReachabilityCardinality-11 does not hold.
FORMULA DLCround-PT-10a-ReachabilityCardinality-11 FALSE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING USE_NUPN
No reachable states exhibit your property : DLCround-PT-10a-ReachabilityCardinality-11

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCround-PT-10a-ReachabilityCardinality-11,0,1.98381,20452,1,0,8041,1017,2929,7377,98,1045,3216
Invariant property DLCround-PT-10a-ReachabilityCardinality-12 is true.
FORMULA DLCround-PT-10a-ReachabilityCardinality-12 TRUE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING USE_NUPN

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCround-PT-10a-ReachabilityCardinality-12,0,1.98463,20452,1,0,8041,1017,2933,7377,99,1045,3306
Invariant property DLCround-PT-10a-ReachabilityCardinality-13 does not hold.
FORMULA DLCround-PT-10a-ReachabilityCardinality-13 FALSE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING USE_NUPN

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCround-PT-10a-ReachabilityCardinality-13,2.401e+12,1.98865,20452,221,34,8041,1017,2951,7377,102,1045,4167
Reachability property DLCround-PT-10a-ReachabilityCardinality-14 does not hold.
FORMULA DLCround-PT-10a-ReachabilityCardinality-14 FALSE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING USE_NUPN
No reachable states exhibit your property : DLCround-PT-10a-ReachabilityCardinality-14

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCround-PT-10a-ReachabilityCardinality-14,0,1.9914,20452,1,0,8041,1017,2962,7377,102,1045,4694
Reachability property DLCround-PT-10a-ReachabilityCardinality-15 does not hold.
FORMULA DLCround-PT-10a-ReachabilityCardinality-15 FALSE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING USE_NUPN
No reachable states exhibit your property : DLCround-PT-10a-ReachabilityCardinality-15

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCround-PT-10a-ReachabilityCardinality-15,0,1.99178,20452,1,0,8041,1017,2966,7377,102,1045,4694
WARNING : LTS min runner thread was asked to interrupt. Dying gracefully.

BK_STOP 1527270022518

--------------------
content from stderr:

+ export BINDIR=/home/mcc/BenchKit/
+ BINDIR=/home/mcc/BenchKit/
++ pwd
+ export MODEL=/home/mcc/execution
+ MODEL=/home/mcc/execution
+ /home/mcc/BenchKit//runeclipse.sh /home/mcc/execution ReachabilityCardinality -its -ltsminpath /home/mcc/BenchKit//lts_install_dir/ -louvain -smt
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ /home/mcc/BenchKit//itstools/its-tools -consoleLog -data /home/mcc/execution/workspace -pnfolder /home/mcc/execution -examination ReachabilityCardinality -z3path /home/mcc/BenchKit//z3/bin/z3 -yices2path /home/mcc/BenchKit//yices/bin/yices -its -ltsminpath /home/mcc/BenchKit//lts_install_dir/ -louvain -smt -vmargs -Dosgi.locking=none -Declipse.stateSaveDelayInterval=-1 -Dosgi.configuration.area=/tmp/.eclipse -Xss8m -Xms40m -Xmx8192m -Dfile.encoding=UTF-8 -Dosgi.requiredJavaVersion=1.6
May 25, 2018 5:40:15 PM fr.lip6.move.gal.application.Application start
INFO: Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, ReachabilityCardinality, -z3path, /home/mcc/BenchKit//z3/bin/z3, -yices2path, /home/mcc/BenchKit//yices/bin/yices, -its, -ltsminpath, /home/mcc/BenchKit//lts_install_dir/, -louvain, -smt]
May 25, 2018 5:40:15 PM fr.lip6.move.gal.application.MccTranslator transformPNML
INFO: Parsing pnml file : /home/mcc/execution/model.pnml
May 25, 2018 5:40:15 PM fr.lip6.move.gal.nupn.PTNetReader loadFromXML
INFO: Load time of PNML (sax parser for PT used): 256 ms
May 25, 2018 5:40:15 PM fr.lip6.move.gal.pnml.togal.PTGALTransformer handlePage
INFO: Transformed 337 places.
May 25, 2018 5:40:16 PM fr.lip6.move.gal.pnml.togal.PTGALTransformer handlePage
INFO: Transformed 2605 transitions.
May 25, 2018 5:40:16 PM fr.lip6.move.gal.pnml.togal.PnmlToGalTransformer transform
INFO: Found NUPN structural information;
May 25, 2018 5:40:16 PM fr.lip6.move.serialization.SerializationUtil systemToFile
INFO: Time to serialize gal into /home/mcc/execution/model.pnml.img.gal : 72 ms
May 25, 2018 5:40:17 PM fr.lip6.move.gal.instantiate.GALRewriter flatten
INFO: Flatten gal took : 740 ms
May 25, 2018 5:40:17 PM fr.lip6.move.gal.application.MccTranslator applyOrder
INFO: Applying decomposition
May 25, 2018 5:40:17 PM fr.lip6.move.gal.instantiate.GALRewriter flatten
INFO: Flatten gal took : 421 ms
May 25, 2018 5:40:17 PM fr.lip6.move.gal.instantiate.GALRewriter flatten
INFO: Flatten gal took : 509 ms
May 25, 2018 5:40:17 PM fr.lip6.move.gal.semantics.DeterministicNextBuilder getDeterministicNext
INFO: Input system was already deterministic with 2605 transitions.
May 25, 2018 5:40:17 PM fr.lip6.move.gal.gal2pins.Gal2PinsTransformerNext transform
INFO: Too many transitions (2605) to apply POR reductions. Disabling POR matrices.
May 25, 2018 5:40:18 PM fr.lip6.move.gal.instantiate.GALRewriter flatten
INFO: Flatten gal took : 434 ms
May 25, 2018 5:40:18 PM fr.lip6.move.gal.semantics.DeterministicNextBuilder getDeterministicNext
INFO: Input system was already deterministic with 2605 transitions.
May 25, 2018 5:40:18 PM fr.lip6.move.gal.instantiate.CompositeBuilder decomposeWithOrder
INFO: Decomposing Gal with order
May 25, 2018 5:40:18 PM fr.lip6.move.gal.gal2pins.Gal2PinsTransformerNext transform
INFO: Built C files in 1037ms conformant to PINS in folder :/home/mcc/execution
May 25, 2018 5:40:18 PM fr.lip6.move.gal.instantiate.GALRewriter flatten
INFO: Flatten gal took : 287 ms
May 25, 2018 5:40:18 PM fr.lip6.move.gal.instantiate.CompositeBuilder rewriteArraysToAllowPartition
INFO: Rewriting arrays to variables to allow decomposition.
May 25, 2018 5:40:18 PM fr.lip6.move.gal.instantiate.Instantiator fuseIsomorphicEffects
INFO: Removed a total of 4354 redundant transitions.
May 25, 2018 5:40:18 PM fr.lip6.move.serialization.SerializationUtil systemToFile
INFO: Time to serialize gal into /home/mcc/execution/ReachabilityCardinality.pnml.gal : 34 ms
May 25, 2018 5:40:19 PM fr.lip6.move.serialization.SerializationUtil serializePropertiesForITSTools
INFO: Time to serialize properties into /home/mcc/execution/ReachabilityCardinality.prop : 1 ms
May 25, 2018 5:40:20 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd checkProperties
INFO: Ran tautology test, simplified 0 / 16 in 2425 ms.
May 25, 2018 5:40:20 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property DLCround-PT-10a-ReachabilityCardinality-00(UNSAT) depth K=0 took 67 ms
May 25, 2018 5:40:20 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property DLCround-PT-10a-ReachabilityCardinality-01(UNSAT) depth K=0 took 0 ms
May 25, 2018 5:40:20 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property DLCround-PT-10a-ReachabilityCardinality-02(UNSAT) depth K=0 took 12 ms
May 25, 2018 5:40:20 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property DLCround-PT-10a-ReachabilityCardinality-03(UNSAT) depth K=0 took 12 ms
May 25, 2018 5:40:20 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property DLCround-PT-10a-ReachabilityCardinality-04(UNSAT) depth K=0 took 16 ms
May 25, 2018 5:40:20 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property DLCround-PT-10a-ReachabilityCardinality-05(UNSAT) depth K=0 took 12 ms
May 25, 2018 5:40:20 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property DLCround-PT-10a-ReachabilityCardinality-06(UNSAT) depth K=0 took 16 ms
May 25, 2018 5:40:20 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property DLCround-PT-10a-ReachabilityCardinality-07(UNSAT) depth K=0 took 16 ms
May 25, 2018 5:40:20 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property DLCround-PT-10a-ReachabilityCardinality-08(UNSAT) depth K=0 took 13 ms
May 25, 2018 5:40:20 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property DLCround-PT-10a-ReachabilityCardinality-09(UNSAT) depth K=0 took 14 ms
May 25, 2018 5:40:20 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property DLCround-PT-10a-ReachabilityCardinality-10(UNSAT) depth K=0 took 14 ms
May 25, 2018 5:40:20 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property DLCround-PT-10a-ReachabilityCardinality-11(UNSAT) depth K=0 took 11 ms
May 25, 2018 5:40:20 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property DLCround-PT-10a-ReachabilityCardinality-12(UNSAT) depth K=0 took 143 ms
May 25, 2018 5:40:20 PM fr.lip6.move.gal.semantics.DeterministicNextBuilder getDeterministicNext
INFO: Input system was already deterministic with 2605 transitions.
May 25, 2018 5:40:20 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property DLCround-PT-10a-ReachabilityCardinality-13(UNSAT) depth K=0 took 26 ms
May 25, 2018 5:40:20 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property DLCround-PT-10a-ReachabilityCardinality-14(UNSAT) depth K=0 took 25 ms
May 25, 2018 5:40:20 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property DLCround-PT-10a-ReachabilityCardinality-15(UNSAT) depth K=0 took 11 ms
May 25, 2018 5:40:20 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property DLCround-PT-10a-ReachabilityCardinality-00(UNSAT) depth K=1 took 10 ms
May 25, 2018 5:40:20 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property DLCround-PT-10a-ReachabilityCardinality-01(UNSAT) depth K=1 took 11 ms
May 25, 2018 5:40:20 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property DLCround-PT-10a-ReachabilityCardinality-02(UNSAT) depth K=1 took 20 ms
May 25, 2018 5:40:20 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property DLCround-PT-10a-ReachabilityCardinality-03(UNSAT) depth K=1 took 11 ms
May 25, 2018 5:40:20 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property DLCround-PT-10a-ReachabilityCardinality-04(UNSAT) depth K=1 took 13 ms
May 25, 2018 5:40:20 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property DLCround-PT-10a-ReachabilityCardinality-05(UNSAT) depth K=1 took 13 ms
May 25, 2018 5:40:20 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property DLCround-PT-10a-ReachabilityCardinality-06(UNSAT) depth K=1 took 20 ms
May 25, 2018 5:40:20 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property DLCround-PT-10a-ReachabilityCardinality-07(UNSAT) depth K=1 took 18 ms
May 25, 2018 5:40:20 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property DLCround-PT-10a-ReachabilityCardinality-08(UNSAT) depth K=1 took 17 ms
May 25, 2018 5:40:20 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property DLCround-PT-10a-ReachabilityCardinality-09(UNSAT) depth K=1 took 19 ms
May 25, 2018 5:40:20 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property DLCround-PT-10a-ReachabilityCardinality-10(UNSAT) depth K=1 took 19 ms
May 25, 2018 5:40:20 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property DLCround-PT-10a-ReachabilityCardinality-11(UNSAT) depth K=1 took 15 ms
May 25, 2018 5:40:20 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property DLCround-PT-10a-ReachabilityCardinality-12(UNSAT) depth K=1 took 20 ms
May 25, 2018 5:40:20 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property DLCround-PT-10a-ReachabilityCardinality-13(UNSAT) depth K=1 took 15 ms
May 25, 2018 5:40:20 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property DLCround-PT-10a-ReachabilityCardinality-14(UNSAT) depth K=1 took 13 ms
May 25, 2018 5:40:20 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property DLCround-PT-10a-ReachabilityCardinality-15(UNSAT) depth K=1 took 26 ms
May 25, 2018 5:40:21 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd checkProperties
WARNING: Interrupting SMT solver.
May 25, 2018 5:40:21 PM org.smtlib.impl.Script execute
WARNING: Script execution failed on command (define-fun tr1707 ((step Int)) Bool (trsrc1707 (select s step) (select s (+ step 1)))) with error (error "Error writing to Z3 solver: java.io.IOException: Broken pipe")
Exception in thread "Thread-8" java.lang.RuntimeException: Error when declaring system variables to SMT solver.(error "Error writing to Z3 solver: java.io.IOException: Broken pipe")
at fr.lip6.move.gal.gal2smt.bmc.NextBMCSolver.init(NextBMCSolver.java:93)
at fr.lip6.move.gal.gal2smt.bmc.KInductionSolver.init(KInductionSolver.java:59)
at fr.lip6.move.gal.gal2smt.smt.ISMTSolver.init(ISMTSolver.java:17)
at fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd.runKInduction(Gal2SMTFrontEnd.java:278)
at fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd.access$1(Gal2SMTFrontEnd.java:274)
at fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd$2.run(Gal2SMTFrontEnd.java:166)
at java.lang.Thread.run(Thread.java:748)
java.lang.RuntimeException: Assertion failed : SMT solver produced unexpected response (error "Failed to assert expression: java.io.IOException: Stream closed (or (not (or (= (select (select s 2) 110) 0) (= (select (select s 2) 301) 1))) (not (or (= (select (select s 2) 110) 0) (= (select (select s 2) 301) 1))) (not (or (= (select (select s 2) 110) 0) (= (select (select s 2) 301) 1))))")
at fr.lip6.move.gal.gal2smt.bmc.NextBMCSolver.verifyAssertion(NextBMCSolver.java:450)
at fr.lip6.move.gal.gal2smt.bmc.NextBMCSolver.verify(NextBMCSolver.java:435)
at fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd.runBMC(Gal2SMTFrontEnd.java:378)
at fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd.access$0(Gal2SMTFrontEnd.java:350)
at fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd$1.run(Gal2SMTFrontEnd.java:159)
at java.lang.Thread.run(Thread.java:748)
May 25, 2018 5:40:21 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
WARNING: Unexpected error occurred while running SMT. Was verifying DLCround-PT-10a-ReachabilityCardinality-00 SMT depth 2
java.lang.RuntimeException: java.lang.RuntimeException: Assertion failed : SMT solver produced unexpected response (error "Failed to assert expression: java.io.IOException: Stream closed (or (not (or (= (select (select s 2) 110) 0) (= (select (select s 2) 301) 1))) (not (or (= (select (select s 2) 110) 0) (= (select (select s 2) 301) 1))) (not (or (= (select (select s 2) 110) 0) (= (select (select s 2) 301) 1))))")
at fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd.runBMC(Gal2SMTFrontEnd.java:404)
at fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd.access$0(Gal2SMTFrontEnd.java:350)
at fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd$1.run(Gal2SMTFrontEnd.java:159)
at java.lang.Thread.run(Thread.java:748)
Caused by: java.lang.RuntimeException: Assertion failed : SMT solver produced unexpected response (error "Failed to assert expression: java.io.IOException: Stream closed (or (not (or (= (select (select s 2) 110) 0) (= (select (select s 2) 301) 1))) (not (or (= (select (select s 2) 110) 0) (= (select (select s 2) 301) 1))) (not (or (= (select (select s 2) 110) 0) (= (select (select s 2) 301) 1))))")
at fr.lip6.move.gal.gal2smt.bmc.NextBMCSolver.verifyAssertion(NextBMCSolver.java:450)
at fr.lip6.move.gal.gal2smt.bmc.NextBMCSolver.verify(NextBMCSolver.java:435)
at fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd.runBMC(Gal2SMTFrontEnd.java:378)
... 3 more
May 25, 2018 5:40:21 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: During BMC, SMT solver timed out at depth 2
May 25, 2018 5:40:21 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solving timed out (3600000 secs) at depth 2
May 25, 2018 5:40:21 PM fr.lip6.move.gal.application.SMTRunner$2 run
INFO: SMT solved 0/ 16 properties. Interrupting other analysis methods.

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCround-PT-10a"
export BK_EXAMINATION="ReachabilityCardinality"
export BK_TOOL="itstoolsl"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

tar xzf /home/mcc/BenchKit/INPUTS/DLCround-PT-10a.tgz
mv DLCround-PT-10a execution
cd execution
pwd
ls -lh

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-3637"
echo " Executing tool itstoolsl"
echo " Input is DLCround-PT-10a, examination is ReachabilityCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r069-smll-152649741800103"
echo "====================================================================="
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "ReachabilityCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "ReachabilityCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "ReachabilityCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property ReachabilityCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "ReachabilityCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' ReachabilityCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;