Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Waiting for the VM to be ready (probing ssh)
.....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
/home/mcc/execution
total 600K
-rw-r--r-- 1 mcc users 3.6K May 15 18:54 CTLCardinality.txt
-rw-r--r-- 1 mcc users 21K May 15 18:54 CTLCardinality.xml
-rw-r--r-- 1 mcc users 2.6K May 15 18:54 CTLFireability.txt
-rw-r--r-- 1 mcc users 18K May 15 18:54 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.0K May 15 18:50 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 5.9K May 15 18:50 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 2.3K May 15 18:54 LTLCardinality.txt
-rw-r--r-- 1 mcc users 9.8K May 15 18:54 LTLCardinality.xml
-rw-r--r-- 1 mcc users 1.8K May 15 18:54 LTLFireability.txt
-rw-r--r-- 1 mcc users 9.0K May 15 18:54 LTLFireability.xml
-rw-r--r-- 1 mcc users 3.1K May 15 18:54 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 14K May 15 18:54 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 106 May 15 18:54 ReachabilityDeadlock.txt
-rw-r--r-- 1 mcc users 344 May 15 18:54 ReachabilityDeadlock.xml
-rw-r--r-- 1 mcc users 2.9K May 15 18:54 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 19K May 15 18:54 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K May 15 18:54 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K May 15 18:54 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 15 18:50 equiv_col
-rw-r--r-- 1 mcc users 4 May 15 18:50 instance
-rw-r--r-- 1 mcc users 6 May 15 18:50 iscolored
-rw-r--r-- 1 mcc users 432K May 15 18:50 model.pnml
=====================================================================
Generated by BenchKit 2-3637
Executing tool itstoolsl
Input is DLCround-PT-03b, examination is ReachabilityDeadlock
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r069-smll-152649741700013
=====================================================================

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME DLCround-PT-03b-ReachabilityDeadlock-0

=== Now, execution of the tool begins

BK_START 1527230889109

Flatten gal took : 428 ms
Constant places removed 1 places and 1 transitions.
Performed 856 Post agglomeration using F-continuation condition.
Iterating post reduction 0 with 857 rules applied. Total rules applied 857 place count 1382 transition count 1030
Constant places removed 858 places and 2 transitions.
Reduce isomorphic transitions removed 24 transitions.
Performed 20 Post agglomeration using F-continuation condition.
Iterating post reduction 1 with 902 rules applied. Total rules applied 1759 place count 524 transition count 984
Constant places removed 20 places and 0 transitions.
Reduce isomorphic transitions removed 4 transitions.
Performed 4 Post agglomeration using F-continuation condition.
Iterating post reduction 2 with 28 rules applied. Total rules applied 1787 place count 504 transition count 976
Constant places removed 4 places and 0 transitions.
Iterating post reduction 3 with 4 rules applied. Total rules applied 1791 place count 500 transition count 976
Performed 4 Pre agglomeration using Quasi-Persistent + HF-interchangeable + Divergent Free condition.
Pre-agglomeration after 4 with 4 Pre rules applied. Total rules applied 1791 place count 500 transition count 972
Constant places removed 4 places and 0 transitions.
Iterating post reduction 4 with 4 rules applied. Total rules applied 1795 place count 496 transition count 972
Symmetric choice reduction at 5 with 88 rule applications. Total rules 1883 place count 496 transition count 972
Constant places removed 88 places and 88 transitions.
Iterating post reduction 5 with 88 rules applied. Total rules applied 1971 place count 408 transition count 884
Performed 12 Pre agglomeration using Quasi-Persistent + HF-interchangeable + Divergent Free condition.
Pre-agglomeration after 6 with 12 Pre rules applied. Total rules applied 1971 place count 408 transition count 872
Constant places removed 12 places and 0 transitions.
Iterating post reduction 6 with 12 rules applied. Total rules applied 1983 place count 396 transition count 872
Symmetric choice reduction at 7 with 8 rule applications. Total rules 1991 place count 396 transition count 872
Constant places removed 8 places and 44 transitions.
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 7 with 12 rules applied. Total rules applied 2003 place count 388 transition count 824
Performed 136 Post agglomeration using F-continuation condition.
Constant places removed 136 places and 0 transitions.
Iterating post reduction 8 with 136 rules applied. Total rules applied 2139 place count 252 transition count 684
Symmetric choice reduction at 9 with 16 rule applications. Total rules 2155 place count 252 transition count 684
Constant places removed 16 places and 112 transitions.
Iterating post reduction 9 with 16 rules applied. Total rules applied 2171 place count 236 transition count 572
Performed 24 Post agglomeration using F-continuation condition.
Constant places removed 24 places and 0 transitions.
Reduce isomorphic transitions removed 8 transitions.
Iterating post reduction 10 with 32 rules applied. Total rules applied 2203 place count 212 transition count 644
Applied a total of 2203 rules in 550 ms. Remains 212 /1383 variables (removed 1171) and now considering 644/1887 (removed 1243) transitions.
Normalized transition count is 589
// Phase 1: matrix 589 rows 212 cols
Using solver Z3 to compute partial order matrices.
Built C files in :
/home/mcc/execution
Presburger conditions satisfied. Using coverability to approximate state space in K-Induction.
Normalized transition count is 589
// Phase 1: matrix 589 rows 212 cols
invariant :p225 + p238 + p244 + p253 + p269 + p278 + p307 = 1
invariant :p1006 + p1009 + p1010 = 1
invariant :p1206 + p1209 + p1210 = 1
invariant :p1236 + p1239 + p1240 = 1
invariant :p328 + p341 + p347 + p356 + p372 + p381 + p410 = 1
invariant :p1036 + p1039 + p1040 = 1
invariant :p1096 + p1099 + p1100 = 1
invariant :p946 + p949 + p950 = 1
invariant :p976 + p979 + p980 = 1
invariant :p956 + p959 + p960 = 1
invariant :p1056 + p1059 + p1060 = 1
invariant :p1366 + p1369 + p1370 = 1
invariant :p1316 + p1319 + p1320 = 1
invariant :p1066 + p1069 + p1070 = 1
invariant :p1136 + p1139 + p1140 = 1
invariant :p543 + p550 + p562 + p564 + p568 + p570 + p580 + p588 + p590 + p605 + p607 + p632 + p648 = 1
invariant :p1016 + p1019 + p1020 = 1
invariant :p1286 + p1289 + p1290 = 1
invariant :p1326 + p1329 + p1330 = 1
invariant :p1166 + p1169 + p1170 = 1
invariant :p1086 + p1089 + p1090 = 1
invariant :p122 + p135 + p141 + p150 + p166 + p175 + p204 = 1
invariant :p1256 + p1259 + p1260 = 1
invariant :p966 + p969 + p970 = 1
invariant :p1376 + p1379 + p1380 = 1
invariant :p423 + p430 + p442 + p444 + p448 + p450 + p460 + p468 + p470 + p485 + p487 + p512 + p528 = 1
invariant :p996 + p999 + p1000 = 1
invariant :p19 + p32 + p38 + p47 + p63 + p72 + p101 = 1
invariant :p1126 + p1129 + p1130 = 1
invariant :p1186 + p1189 + p1190 = 1
invariant :p663 + p670 + p682 + p684 + p688 + p690 + p700 + p708 + p710 + p725 + p727 + p752 + p768 = 1
invariant :p1106 + p1109 + p1110 = 1
invariant :p1046 + p1049 + p1050 = 1
invariant :p1116 + p1119 + p1120 = 1
invariant :p1266 + p1269 + p1270 = 1
invariant :p1296 + p1299 + p1300 = 1
invariant :p1306 + p1309 + p1310 = 1
invariant :p783 + p790 + p802 + p804 + p808 + p810 + p820 + p828 + p830 + p845 + p847 + p872 + p888 = 1
invariant :p1226 + p1229 + p1230 = 1
invariant :p1196 + p1199 + p1200 = 1
invariant :p1026 + p1029 + p1030 = 1
invariant :p986 + p989 + p990 = 1
invariant :p1276 + p1279 + p1280 = 1
invariant :p1146 + p1149 + p1150 = 1
invariant :p1076 + p1079 + p1080 = 1
invariant :p1336 + p1339 + p1340 = 1
invariant :p1216 + p1219 + p1220 = 1
invariant :p1346 + p1349 + p1350 = 1
invariant :p1176 + p1179 + p1180 = 1
invariant :p1156 + p1159 + p1160 = 1
invariant :p1246 + p1249 + p1250 = 1
invariant :p1356 + p1359 + p1360 = 1
Invoking ITS tools like this :CommandLine [args=[/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.201805241334/bin/its-ctl-linux64, --gc-threshold, 2000000, --quiet, -i, /home/mcc/execution/ReachabilityDeadlock.pnml.gal, -t, CGAL, -ctl, DEADLOCK], workingDir=/home/mcc/execution]

its-ctl command run as :

/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.201805241334/bin/its-ctl-linux64 --gc-threshold 2000000 --quiet -i /home/mcc/execution/ReachabilityDeadlock.pnml.gal -t CGAL -ctl DEADLOCK
No direction supplied, using forward translation only.
built 1 ordering constraints for composite.
built 444 ordering constraints for composite.
built 381 ordering constraints for composite.
built 318 ordering constraints for composite.
built 255 ordering constraints for composite.
built 192 ordering constraints for composite.
built 144 ordering constraints for composite.
built 96 ordering constraints for composite.
built 444 ordering constraints for composite.
built 435 ordering constraints for composite.
built 426 ordering constraints for composite.
built 417 ordering constraints for composite.
built 408 ordering constraints for composite.
built 399 ordering constraints for composite.
built 390 ordering constraints for composite.
built 381 ordering constraints for composite.
built 372 ordering constraints for composite.
built 363 ordering constraints for composite.
built 354 ordering constraints for composite.
built 345 ordering constraints for composite.
built 336 ordering constraints for composite.
built 326 ordering constraints for composite.
built 315 ordering constraints for composite.
built 305 ordering constraints for composite.
built 294 ordering constraints for composite.
built 284 ordering constraints for composite.
built 273 ordering constraints for composite.
built 263 ordering constraints for composite.
built 252 ordering constraints for composite.
built 242 ordering constraints for composite.
built 231 ordering constraints for composite.
built 221 ordering constraints for composite.
built 210 ordering constraints for composite.
built 200 ordering constraints for composite.
built 189 ordering constraints for composite.
built 179 ordering constraints for composite.
built 168 ordering constraints for composite.
built 158 ordering constraints for composite.
built 147 ordering constraints for composite.
built 137 ordering constraints for composite.
built 126 ordering constraints for composite.
built 116 ordering constraints for composite.
built 105 ordering constraints for composite.
built 95 ordering constraints for composite.
built 84 ordering constraints for composite.
built 74 ordering constraints for composite.
built 63 ordering constraints for composite.
built 53 ordering constraints for composite.
built 42 ordering constraints for composite.
built 32 ordering constraints for composite.
built 21 ordering constraints for composite.
Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
reachable,6.75306e+28,1.90981,26092,106,26,2993,223,1165,4622,95,395,0


Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
dead,160256,10.0934,377652,210,46,1.02698e+06,520,3955,2.58044e+06,392,1007,1837

System contains 160256 deadlocks (shown below if less than --print-limit option) !
FORMULA DLCround-PT-03b-ReachabilityDeadlock-0 TRUE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL USE_NUPN
[ 160256 states ] showing 10 first states
[ i1={[ u102={[ p1376=1 ]
} i0={[ u101={[ p1366=1 ]
} i0={[ u100={[ p1356=1 ]
} i0={[ u99={[ p1346=1 ]
} i0={[ u98={[ p1336=1 ]
} i0={[ u97={[ p1326=1 ]
} i0={[ u96={[ p1316=1 ]
} i0={[ u95={[ p1306=1 ]
} i0={[ u94={[ p1296=1 ]
} i0={[ u93={[ p1286=1 ]
} i0={[ u92={[ p1276=1 ]
} i0={[ u91={[ p1266=1 ]
} i0={[ u90={[ p1256=1 ]
} i0={[ u89={[ p1246=1 ]
} i0={[ u88={[ p1236=1 ]
} i0={[ u87={[ p1226=1 ]
} i0={[ u86={[ p1216=1 ]
} i0={[ u85={[ p1206=1 ]
} i0={[ u84={[ p1196=1 ]
} i0={[ u83={[ p1186=1 ]
} i0={[ u82={[ p1176=1 ]
} i0={[ u81={[ p1166=1 ]
} i0={[ u80={[ p1156=1 ]
} i0={[ u79={[ p1146=1 ]
} i0={[ u78={[ p1136=1 ]
} i0={[ u77={[ p1126=1 ]
} i0={[ u76={[ p1116=1 ]
} i0={[ u75={[ p1106=1 ]
} i0={[ u74={[ p1096=1 ]
} i0={[ u73={[ p1086=1 ]
} i0={[ u72={[ p1076=1 ]
} i0={[ u71={[ p1066=1 ]
} i0={[ u70={[ p1056=1 ]
} i0={[ u69={[ p1046=1 ]
} i0={[ u68={[ p1036=1 ]
} i0={[ u67={[ p1026=1 ]
} i0={[ u66={[ p1016=1 ]
} i0={[ u65={[ p1006=1 ]
} i0={[ u64={[ p996=1 ]
} i0={[ u63={[ p986=1 ]
} i0={[ u62={[ p976=1 ]
} i0={[ u61={[ p966=1 ]
} i0={[ u60={[ p956=1 ]
} u59={[ p946=1 ]
} ]
} ]
} ]
} ]
} ]
} ]
} ]
} ]
} ]
} ]
} ]
} ]
} ]
} ]
} ]
} ]
} ]
} ]
} ]
} ]
} ]
} ]
} ]
} ]
} ]
} ]
} ]
} ]
} ]
} ]
} ]
} ]
} ]
} ]
} ]
} ]
} ]
} ]
} ]
} ]
} ]
} ]
} ]
} i0={[ u15={[ p783=1 ]
[ p810=1 ]
[ p830=1 ]
[ p820=1 ]
[ p847=1 ]
} i0={[ u14={[ p663=1 ]
[ p690=1 ]
[ p710=1 ]
[ p700=1 ]
[ p727=1 ]
} i0={[ u13={[ p543=1 ]
[ p570=1 ]
[ p590=1 ]
[ p580=1 ]
[ p607=1 ]
} i0={[ u12={[ p423=1 ]
[ p450=1 ]
[ p470=1 ]
[ p460=1 ]
[ p487=1 ]
} i0={[ u11={[ p328=1 ]
[ p341=1 ]
[ p372=1 ]
[ p381=1 ]
} i0={[ u10={[ p225=1 ]
[ p238=1 ]
[ p269=1 ]
[ p278=1 ]
} i0={[ u9={[ p122=1 ]
[ p135=1 ]
[ p166=1 ]
[ p175=1 ]
} u8={[ p19=1 ]
[ p32=1 ]
[ p63=1 ]
[ p72=1 ]
} ]
} ]
} ]
} ]
} ]
} ]
} ]
} ]
Running compilation step : CommandLine [args=[gcc, -c, -I/home/mcc/BenchKit//lts_install_dir//include, -I., -std=c99, -fPIC, -O3, model.c], workingDir=/home/mcc/execution]
WARNING : LTS min runner thread was asked to interrupt. Dying gracefully.

BK_STOP 1527230908844

--------------------
content from stderr:

+ export BINDIR=/home/mcc/BenchKit/
+ BINDIR=/home/mcc/BenchKit/
++ pwd
+ export MODEL=/home/mcc/execution
+ MODEL=/home/mcc/execution
+ /home/mcc/BenchKit//runeclipse.sh /home/mcc/execution ReachabilityDeadlock -its -ltsminpath /home/mcc/BenchKit//lts_install_dir/ -louvain -smt
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ /home/mcc/BenchKit//itstools/its-tools -consoleLog -data /home/mcc/execution/workspace -pnfolder /home/mcc/execution -examination ReachabilityDeadlock -z3path /home/mcc/BenchKit//z3/bin/z3 -yices2path /home/mcc/BenchKit//yices/bin/yices -its -ltsminpath /home/mcc/BenchKit//lts_install_dir/ -louvain -smt -vmargs -Dosgi.locking=none -Declipse.stateSaveDelayInterval=-1 -Dosgi.configuration.area=/tmp/.eclipse -Xss8m -Xms40m -Xmx8192m -Dfile.encoding=UTF-8 -Dosgi.requiredJavaVersion=1.6
May 25, 2018 6:48:11 AM fr.lip6.move.gal.application.Application start
INFO: Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, ReachabilityDeadlock, -z3path, /home/mcc/BenchKit//z3/bin/z3, -yices2path, /home/mcc/BenchKit//yices/bin/yices, -its, -ltsminpath, /home/mcc/BenchKit//lts_install_dir/, -louvain, -smt]
May 25, 2018 6:48:11 AM fr.lip6.move.gal.application.MccTranslator transformPNML
INFO: Parsing pnml file : /home/mcc/execution/model.pnml
May 25, 2018 6:48:11 AM fr.lip6.move.gal.nupn.PTNetReader loadFromXML
INFO: Load time of PNML (sax parser for PT used): 213 ms
May 25, 2018 6:48:11 AM fr.lip6.move.gal.pnml.togal.PTGALTransformer handlePage
INFO: Transformed 1383 places.
May 25, 2018 6:48:11 AM fr.lip6.move.gal.pnml.togal.PTGALTransformer handlePage
INFO: Transformed 1887 transitions.
May 25, 2018 6:48:11 AM fr.lip6.move.gal.pnml.togal.PnmlToGalTransformer transform
INFO: Found NUPN structural information;
May 25, 2018 6:48:11 AM fr.lip6.move.serialization.SerializationUtil systemToFile
INFO: Time to serialize gal into /home/mcc/execution/model.pnml.img.gal : 51 ms
May 25, 2018 6:48:12 AM fr.lip6.move.gal.instantiate.GALRewriter flatten
INFO: Flatten gal took : 422 ms
May 25, 2018 6:48:12 AM fr.lip6.move.serialization.SerializationUtil systemToFile
INFO: Time to serialize gal into /home/mcc/execution/model.pnml.simple.gal : 13 ms
May 25, 2018 6:48:12 AM fr.lip6.move.gal.semantics.DeterministicNextBuilder getDeterministicNext
INFO: Input system was already deterministic with 1887 transitions.
May 25, 2018 6:48:13 AM fr.lip6.move.gal.application.MccTranslator applyOrder
INFO: Applying decomposition
May 25, 2018 6:48:13 AM fr.lip6.move.gal.instantiate.GALRewriter flatten
INFO: Flatten gal took : 90 ms
May 25, 2018 6:48:13 AM fr.lip6.move.gal.semantics.DeterministicNextBuilder getDeterministicNext
INFO: Input system was already deterministic with 644 transitions.
May 25, 2018 6:48:13 AM fr.lip6.move.gal.instantiate.GALRewriter flatten
INFO: Flatten gal took : 84 ms
May 25, 2018 6:48:13 AM fr.lip6.move.gal.instantiate.CompositeBuilder decomposeWithOrder
INFO: Decomposing Gal with order
May 25, 2018 6:48:13 AM fr.lip6.move.gal.instantiate.GALRewriter flatten
INFO: Flatten gal took : 117 ms
May 25, 2018 6:48:13 AM fr.lip6.move.gal.instantiate.CompositeBuilder rewriteArraysToAllowPartition
INFO: Rewriting arrays to variables to allow decomposition.
May 25, 2018 6:48:14 AM fr.lip6.move.gal.gal2smt.bmc.KInductionSolver computeAndDeclareInvariants
INFO: Computed 52 place invariants in 87 ms
May 25, 2018 6:48:15 AM fr.lip6.move.gal.gal2smt.bmc.KInductionSolver init
INFO: Proved 212 variables to be positive in 1642 ms
May 25, 2018 6:48:15 AM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver computeAblingMatrix
INFO: Computing symmetric may disable matrix : 644 transitions.
May 25, 2018 6:48:15 AM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver printStats
INFO: Computation of disable matrix completed :0/644 took 0 ms. Total solver calls (SAT/UNSAT): 0(0/0)
May 25, 2018 6:48:15 AM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver printStats
INFO: Computation of Complete disable matrix. took 83 ms. Total solver calls (SAT/UNSAT): 0(0/0)
May 25, 2018 6:48:15 AM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver computeAblingMatrix
INFO: Computing symmetric may enable matrix : 644 transitions.
May 25, 2018 6:48:15 AM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver printStats
INFO: Computation of Complete enable matrix. took 25 ms. Total solver calls (SAT/UNSAT): 0(0/0)
May 25, 2018 6:48:15 AM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver computeCoEnablingMatrix
INFO: Computing symmetric co enabling matrix : 644 transitions.
May 25, 2018 6:48:17 AM fr.lip6.move.gal.instantiate.Instantiator fuseIsomorphicEffects
INFO: Removed a total of 716 redundant transitions.
May 25, 2018 6:48:17 AM fr.lip6.move.serialization.SerializationUtil systemToFile
INFO: Time to serialize gal into /home/mcc/execution/ReachabilityDeadlock.pnml.gal : 65 ms
May 25, 2018 6:48:18 AM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver printStats
INFO: Computation of co-enabling matrix(91/644) took 3012 ms. Total solver calls (SAT/UNSAT): 1270(94/1176)
May 25, 2018 6:48:21 AM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver printStats
INFO: Computation of co-enabling matrix(149/644) took 6042 ms. Total solver calls (SAT/UNSAT): 5450(339/5111)
May 25, 2018 6:48:24 AM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver printStats
INFO: Computation of co-enabling matrix(219/644) took 9050 ms. Total solver calls (SAT/UNSAT): 9794(651/9143)
May 25, 2018 6:48:27 AM org.smtlib.impl.Script execute
WARNING: Script execution failed on command (declare-fun s0 () (Array Int Int)) with error
May 25, 2018 6:48:27 AM org.smtlib.impl.Script execute
WARNING: Script execution failed on command (assert (= 1 (+ (select s0 0) (select s0 1) (select s0 2) (select s0 3) (select s0 4) (select s0 5) (select s0 6)))) with error (error "Failed to assert expression: java.io.IOException: Stream closed (= 1 (+ (select s0 0) (select s0 1) (select s0 2) (select s0 3) (select s0 4) (select s0 5) (select s0 6)))")
[(declare-fun s0 () (Array Int Int)), (assert (= 1 (+ (select s0 0) (select s0 1) (select s0 2) (select s0 3) (select s0 4) (select s0 5) (select s0 6)))), (assert (= 1 (+ (select s0 152) (select s0 153) (select s0 154)))), (assert (and (>= (select s0 4) 1) (>= (select s0 153) 1))), (assert (>= (select s0 0) 0)), (assert (>= (select s0 1) 0)), (assert (>= (select s0 2) 0)), (assert (>= (select s0 3) 0)), (assert (>= (select s0 4) 0)), (assert (>= (select s0 5) 0)), (assert (>= (select s0 6) 0)), (assert (>= (select s0 152) 0)), (assert (>= (select s0 153) 0)), (assert (>= (select s0 154) 0))]
Skipping mayMatrices nes/nds SMT solver raised an exception or timeout when executing script :
org.smtlib.impl.Script@50c36543
java.lang.RuntimeException: SMT solver raised an exception or timeout when executing script :
org.smtlib.impl.Script@50c36543
at fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver.computeCoEnablingMatrix(NecessaryEnablingsolver.java:448)
at fr.lip6.move.gal.gal2pins.Gal2PinsTransformerNext.printLabels(Gal2PinsTransformerNext.java:530)
at fr.lip6.move.gal.gal2pins.Gal2PinsTransformerNext.printDependencyMatrix(Gal2PinsTransformerNext.java:209)
at fr.lip6.move.gal.gal2pins.Gal2PinsTransformerNext.buildBodyFile(Gal2PinsTransformerNext.java:85)
at fr.lip6.move.gal.gal2pins.Gal2PinsTransformerNext.transform(Gal2PinsTransformerNext.java:830)
at fr.lip6.move.gal.application.LTSminRunner$1.run(LTSminRunner.java:71)
at java.lang.Thread.run(Thread.java:748)
May 25, 2018 6:48:27 AM fr.lip6.move.gal.gal2pins.Gal2PinsTransformerNext transform
INFO: Built C files in 14148ms conformant to PINS in folder :/home/mcc/execution

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCround-PT-03b"
export BK_EXAMINATION="ReachabilityDeadlock"
export BK_TOOL="itstoolsl"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

tar xzf /home/mcc/BenchKit/INPUTS/DLCround-PT-03b.tgz
mv DLCround-PT-03b execution
cd execution
pwd
ls -lh

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-3637"
echo " Executing tool itstoolsl"
echo " Input is DLCround-PT-03b, examination is ReachabilityDeadlock"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r069-smll-152649741700013"
echo "====================================================================="
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "ReachabilityDeadlock" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "ReachabilityDeadlock" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "ReachabilityDeadlock.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property ReachabilityDeadlock.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "ReachabilityDeadlock.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' ReachabilityDeadlock.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;