About the Execution of ITS-Tools for DLCround-PT-08a
Execution Summary | |||||
Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
15751.840 | 3600000.00 | 3620626.00 | 12160.60 | TFTTFTTFFFFTTFFT | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Waiting for the VM to be ready (probing ssh)
...................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
/home/mcc/execution
total 644K
-rw-r--r-- 1 mcc users 4.0K May 15 18:54 CTLCardinality.txt
-rw-r--r-- 1 mcc users 24K May 15 18:54 CTLCardinality.xml
-rw-r--r-- 1 mcc users 2.3K May 15 18:54 CTLFireability.txt
-rw-r--r-- 1 mcc users 16K May 15 18:54 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.0K May 15 18:50 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 5.9K May 15 18:50 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 2.3K May 15 18:54 LTLCardinality.txt
-rw-r--r-- 1 mcc users 9.7K May 15 18:54 LTLCardinality.xml
-rw-r--r-- 1 mcc users 1.8K May 15 18:54 LTLFireability.txt
-rw-r--r-- 1 mcc users 8.4K May 15 18:54 LTLFireability.xml
-rw-r--r-- 1 mcc users 3.2K May 15 18:54 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 16K May 15 18:54 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 106 May 15 18:54 ReachabilityDeadlock.txt
-rw-r--r-- 1 mcc users 344 May 15 18:54 ReachabilityDeadlock.xml
-rw-r--r-- 1 mcc users 2.8K May 15 18:54 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 18K May 15 18:54 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K May 15 18:54 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K May 15 18:54 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 15 18:50 equiv_col
-rw-r--r-- 1 mcc users 4 May 15 18:50 instance
-rw-r--r-- 1 mcc users 6 May 15 18:50 iscolored
-rw-r--r-- 1 mcc users 479K May 15 18:50 model.pnml
=====================================================================
Generated by BenchKit 2-3637
Executing tool itstools
Input is DLCround-PT-08a, examination is ReachabilityFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r068-smll-152649741100077
=====================================================================
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME DLCround-PT-08a-ReachabilityFireability-00
FORMULA_NAME DLCround-PT-08a-ReachabilityFireability-01
FORMULA_NAME DLCround-PT-08a-ReachabilityFireability-02
FORMULA_NAME DLCround-PT-08a-ReachabilityFireability-03
FORMULA_NAME DLCround-PT-08a-ReachabilityFireability-04
FORMULA_NAME DLCround-PT-08a-ReachabilityFireability-05
FORMULA_NAME DLCround-PT-08a-ReachabilityFireability-06
FORMULA_NAME DLCround-PT-08a-ReachabilityFireability-07
FORMULA_NAME DLCround-PT-08a-ReachabilityFireability-08
FORMULA_NAME DLCround-PT-08a-ReachabilityFireability-09
FORMULA_NAME DLCround-PT-08a-ReachabilityFireability-10
FORMULA_NAME DLCround-PT-08a-ReachabilityFireability-11
FORMULA_NAME DLCround-PT-08a-ReachabilityFireability-12
FORMULA_NAME DLCround-PT-08a-ReachabilityFireability-13
FORMULA_NAME DLCround-PT-08a-ReachabilityFireability-14
FORMULA_NAME DLCround-PT-08a-ReachabilityFireability-15
=== Now, execution of the tool begins
BK_START 1526673751305
Using solver Z3 to compute partial order matrices.
Built C files in :
/home/mcc/execution
Running compilation step : CommandLine [args=[gcc, -c, -I/home/mcc/BenchKit//lts_install_dir//include, -I., -std=c99, -fPIC, -O3, model.c], workingDir=/home/mcc/execution]
Invoking ITS tools like this :CommandLine [args=[/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.201805151631/bin/its-reach-linux64, --gc-threshold, 2000000, --quiet, -i, /home/mcc/execution/ReachabilityFireability.pnml.gal, -t, CGAL, -reachable-file, ReachabilityFireability.prop, --nowitness], workingDir=/home/mcc/execution]
its-reach command run as :
/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.201805151631/bin/its-reach-linux64 --gc-threshold 2000000 --quiet -i /home/mcc/execution/ReachabilityFireability.pnml.gal -t CGAL -reachable-file ReachabilityFireability.prop --nowitness
Loading property file ReachabilityFireability.prop.
Read [reachable] property : DLCround-PT-08a-ReachabilityFireability-00 with value :((((u7.p57>=1)&&(u102.p207>=1))&&((u8.p62>=1)&&(u112.p217>=1)))&&((u11.p97>=1)&&(u137.p242>=1)))
Read [invariant] property : DLCround-PT-08a-ReachabilityFireability-01 with value :((((((u1.p7>=1)&&(u62.p167>=1))||((u11.p91>=1)&&(u138.p243>=1)))||(!((u9.p74>=1)&&(u118.p223>=1))))||((!(u5.p38>=1))&&(((u4.p28>=1)&&(u37.p142>=1))&&((u11.p97>=1)&&(u140.p245>=1)))))&&((!(((u12.p102>=1)&&(u147.p252>=1))&&((u25.p130>=1)&&(u6.p45>=1))))||((((u60.p165>=1)&&(u10.p87>=1))||((u8.p66>=1)&&(u114.p219>=1)))&&(!((u9.p77>=1)&&(u146.p251>=1))))))
Read [invariant] property : DLCround-PT-08a-ReachabilityFireability-02 with value :((!(((u24.p129>=1)&&(u6.p47>=1))||(((u6.p41>=1)&&(u101.p206>=1))||((u10.p87>=1)&&(u130.p235>=1)))))||((((u8.p67>=1)&&(u41.p146>=1))||(!(u8.p67>=1)))||((((u7.p52>=1)&&(u105.p210>=1))||((u94.p199>=1)&&(u6.p45>=1)))||(((u6.p46>=1)&&(u99.p204>=1))&&((u8.p67>=1)&&(u104.p209>=1))))))
Read [reachable] property : DLCround-PT-08a-ReachabilityFireability-03 with value :((u12.p104>=1)&&(u73.p178>=1))
Read [invariant] property : DLCround-PT-08a-ReachabilityFireability-04 with value :(!(((u11.p97>=1)&&(u134.p239>=1))&&((u10.p82>=1)&&(u127.p232>=1))))
Read [reachable] property : DLCround-PT-08a-ReachabilityFireability-05 with value :((u7.p49>=1)&&(((((u1.p4>=1)&&(u46.p151>=1))||((u152.p257>=1)&&(u7.p57>=1)))&&(u13.p111>=1))&&((!((u10.p84>=1)&&(u133.p238>=1)))&&(!((u9.p78>=1)&&(u125.p230>=1))))))
Read [reachable] property : DLCround-PT-08a-ReachabilityFireability-06 with value :(((u6.p44>=1)&&(u27.p132>=1))&&((u11.p89>=1)&&(u140.p245>=1)))
Read [invariant] property : DLCround-PT-08a-ReachabilityFireability-07 with value :(!((u123.p228>=1)&&(u9.p75>=1)))
Read [invariant] property : DLCround-PT-08a-ReachabilityFireability-08 with value :(!(((((u7.p54>=1)&&(u106.p211>=1))&&((u8.p62>=1)&&(u39.p144>=1)))&&(!((u13.p118>=1)&&(u153.p258>=1))))&&((((u6.p39>=1)&&(u96.p201>=1))&&((u12.p107>=1)&&(u72.p177>=1)))&&(!((u5.p37>=1)&&(u110.p215>=1))))))
Read [reachable] property : DLCround-PT-08a-ReachabilityFireability-09 with value :((((u5.p37>=1)&&(u110.p215>=1))&&((u1.p7>=1)&&(u39.p144>=1)))&&((u5.p36>=1)&&(u89.p194>=1)))
Read [reachable] property : DLCround-PT-08a-ReachabilityFireability-10 with value :(!(((!((u13.p116>=1)&&(u85.p190>=1)))||((u7.p54>=1)&&(u105.p210>=1)))||(!(((u13.p111>=1)&&(u154.p259>=1))&&((u7.p57>=1)&&(u95.p200>=1))))))
Read [reachable] property : DLCround-PT-08a-ReachabilityFireability-11 with value :((u6.p44>=1)&&(u97.p202>=1))
Read [reachable] property : DLCround-PT-08a-ReachabilityFireability-12 with value :((((((u7.p54>=1)&&(u108.p213>=1))||((u4.p28>=1)&&(u45.p150>=1)))||(((u11.p92>=1)&&(u141.p246>=1))||((u11.p96>=1)&&(u65.p170>=1))))||(((u2.p8>=1)&&((u13.p117>=1)&&(u133.p238>=1)))&&(((u12.p107>=1)&&(u76.p181>=1))||((u22.p127>=1)&&(u6.p47>=1)))))&&(!((((u12.p102>=1)&&(u71.p176>=1))&&((u6.p47>=1)&&(u22.p127>=1)))||(!((u6.p44>=1)&&(u99.p204>=1))))))
Read [invariant] property : DLCround-PT-08a-ReachabilityFireability-13 with value :(!(((((u1.p7>=1)&&(u79.p184>=1))&&((u6.p46>=1)&&(u23.p128>=1)))&&((u4.p26>=1)&&((u7.p58>=1)&&(u108.p213>=1))))&&((!((u69.p174>=1)&&(u4.p28>=1)))&&(!((u3.p16>=1)&&(u18.p123>=1))))))
Read [invariant] property : DLCround-PT-08a-ReachabilityFireability-14 with value :(!((u6.p42>=1)&&((u2.p14>=1)&&(u73.p178>=1))))
Read [reachable] property : DLCround-PT-08a-ReachabilityFireability-15 with value :((((!((u43.p148>=1)&&(u8.p65>=1)))||(((u2.p14>=1)&&(u73.p178>=1))||((u12.p106>=1)&&(u144.p249>=1))))&&((!(u3.p19>=1))&&((u11.p94>=1)&&(u67.p172>=1))))&&(!((((u10.p79>=1)&&(u129.p234>=1))||((u9.p76>=1)&&(u120.p225>=1)))||((u5.p36>=1)&&(u91.p196>=1)))))
built 289 ordering constraints for composite.
Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCround\_PT\_08a\_flat\_flat\_mod,2.401e+12,1.04849,13280,322,21,4700,797,2039,4197,68,891,0
Total reachable state count : 2401000000001
Verifying 16 reachability properties.
Reachability property DLCround-PT-08a-ReachabilityFireability-00 is true.
FORMULA DLCround-PT-08a-ReachabilityFireability-00 TRUE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING USE_NUPN
Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCround-PT-08a-ReachabilityFireability-00,2.401e+09,1.0517,13308,165,34,4700,797,2053,4197,71,891,8
Invariant property DLCround-PT-08a-ReachabilityFireability-01 does not hold.
FORMULA DLCround-PT-08a-ReachabilityFireability-01 FALSE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING USE_NUPN
Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCround-PT-08a-ReachabilityFireability-01,2.00999e+11,1.0609,13428,504,82,4700,797,2108,4197,77,891,1182
Invariant property DLCround-PT-08a-ReachabilityFireability-02 is true.
FORMULA DLCround-PT-08a-ReachabilityFireability-02 TRUE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING USE_NUPN
Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCround-PT-08a-ReachabilityFireability-02,0,1.06558,13428,1,0,4700,797,2148,4197,79,891,1874
Reachability property DLCround-PT-08a-ReachabilityFireability-03 is true.
FORMULA DLCround-PT-08a-ReachabilityFireability-03 TRUE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING USE_NUPN
Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCround-PT-08a-ReachabilityFireability-03,2.401e+11,1.06689,13428,164,23,4700,797,2150,4197,79,891,1875
Invariant property DLCround-PT-08a-ReachabilityFireability-04 does not hold.
FORMULA DLCround-PT-08a-ReachabilityFireability-04 FALSE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING USE_NUPN
Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCround-PT-08a-ReachabilityFireability-04,2.401e+10,1.06773,13428,165,34,4700,797,2159,4197,79,891,1877
Reachability property DLCround-PT-08a-ReachabilityFireability-05 is true.
FORMULA DLCround-PT-08a-ReachabilityFireability-05 TRUE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING USE_NUPN
Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCround-PT-08a-ReachabilityFireability-05,2.7783e+09,1.07235,13428,168,45,4700,797,2181,4197,82,891,2258
Reachability property DLCround-PT-08a-ReachabilityFireability-06 is true.
FORMULA DLCround-PT-08a-ReachabilityFireability-06 TRUE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING USE_NUPN
Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCround-PT-08a-ReachabilityFireability-06,2.401e+10,1.0741,13428,165,31,4700,797,2188,4197,82,891,2262
Invariant property DLCround-PT-08a-ReachabilityFireability-07 does not hold.
FORMULA DLCround-PT-08a-ReachabilityFireability-07 FALSE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING USE_NUPN
Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCround-PT-08a-ReachabilityFireability-07,2.401e+11,1.07496,13428,164,21,4700,797,2192,4197,82,891,2263
Invariant property DLCround-PT-08a-ReachabilityFireability-08 does not hold.
FORMULA DLCround-PT-08a-ReachabilityFireability-08 FALSE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING USE_NUPN
Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCround-PT-08a-ReachabilityFireability-08,1.94481e+08,1.07728,13428,169,54,4700,797,2226,4197,82,891,2400
Reachability property DLCround-PT-08a-ReachabilityFireability-09 does not hold.
FORMULA DLCround-PT-08a-ReachabilityFireability-09 FALSE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING USE_NUPN
No reachable states exhibit your property : DLCround-PT-08a-ReachabilityFireability-09
Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCround-PT-08a-ReachabilityFireability-09,0,1.07805,13428,1,0,4700,797,2240,4197,84,891,2401
Reachability property DLCround-PT-08a-ReachabilityFireability-10 does not hold.
FORMULA DLCround-PT-08a-ReachabilityFireability-10 FALSE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING USE_NUPN
No reachable states exhibit your property : DLCround-PT-08a-ReachabilityFireability-10
Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCround-PT-08a-ReachabilityFireability-10,0,1.08011,13428,1,0,4778,797,2257,4197,84,891,2674
Reachability property DLCround-PT-08a-ReachabilityFireability-11 is true.
FORMULA DLCround-PT-08a-ReachabilityFireability-11 TRUE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING USE_NUPN
Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCround-PT-08a-ReachabilityFireability-11,2.401e+11,1.08079,13428,164,23,4845,797,2259,4197,84,891,2675
Reachability property DLCround-PT-08a-ReachabilityFireability-12 is true.
FORMULA DLCround-PT-08a-ReachabilityFireability-12 TRUE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING USE_NUPN
Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCround-PT-08a-ReachabilityFireability-12,9.40408e+09,1.08837,13428,360,60,6007,797,2306,4197,84,891,3543
Invariant property DLCround-PT-08a-ReachabilityFireability-13 does not hold.
FORMULA DLCround-PT-08a-ReachabilityFireability-13 FALSE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING USE_NUPN
Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCround-PT-08a-ReachabilityFireability-13,4.2e+08,1.09141,13428,168,36,6244,797,2337,4197,84,891,3589
Invariant property DLCround-PT-08a-ReachabilityFireability-14 does not hold.
FORMULA DLCround-PT-08a-ReachabilityFireability-14 FALSE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING USE_NUPN
Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCround-PT-08a-ReachabilityFireability-14,3.43e+10,1.0924,13428,165,32,6402,797,2343,4197,84,891,3591
Reachability property DLCround-PT-08a-ReachabilityFireability-15 is true.
FORMULA DLCround-PT-08a-ReachabilityFireability-15 TRUE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING USE_NUPN
Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCround-PT-08a-ReachabilityFireability-15,1.01269e+11,1.09952,13428,168,36,7426,797,2382,4588,84,891,4291
WARNING : LTS min runner thread was asked to interrupt. Dying gracefully.
ITS tools runner thread asked to quit. Dying gracefully.
BK_TIME_CONFINEMENT_REACHED
--------------------
content from stderr:
+ export BINDIR=/home/mcc/BenchKit/
+ BINDIR=/home/mcc/BenchKit/
++ pwd
+ export MODEL=/home/mcc/execution
+ MODEL=/home/mcc/execution
+ /home/mcc/BenchKit//runeclipse.sh /home/mcc/execution ReachabilityFireability -its -ltsminpath /home/mcc/BenchKit//lts_install_dir/ -smt
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ /home/mcc/BenchKit//itstools/its-tools -consoleLog -data /home/mcc/execution/workspace -pnfolder /home/mcc/execution -examination ReachabilityFireability -z3path /home/mcc/BenchKit//z3/bin/z3 -yices2path /home/mcc/BenchKit//yices/bin/yices -its -ltsminpath /home/mcc/BenchKit//lts_install_dir/ -smt -vmargs -Dosgi.locking=none -Declipse.stateSaveDelayInterval=-1 -Dosgi.configuration.area=/tmp/.eclipse -Xss8m -Xms40m -Xmx8192m -Dfile.encoding=UTF-8 -Dosgi.requiredJavaVersion=1.6
May 18, 2018 8:02:33 PM fr.lip6.move.gal.application.Application start
INFO: Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, ReachabilityFireability, -z3path, /home/mcc/BenchKit//z3/bin/z3, -yices2path, /home/mcc/BenchKit//yices/bin/yices, -its, -ltsminpath, /home/mcc/BenchKit//lts_install_dir/, -smt]
May 18, 2018 8:02:33 PM fr.lip6.move.gal.application.MccTranslator transformPNML
INFO: Parsing pnml file : /home/mcc/execution/model.pnml
May 18, 2018 8:02:33 PM fr.lip6.move.gal.nupn.PTNetReader loadFromXML
INFO: Load time of PNML (sax parser for PT used): 233 ms
May 18, 2018 8:02:33 PM fr.lip6.move.gal.pnml.togal.PTGALTransformer handlePage
INFO: Transformed 263 places.
May 18, 2018 8:02:34 PM fr.lip6.move.gal.pnml.togal.PTGALTransformer handlePage
INFO: Transformed 1907 transitions.
May 18, 2018 8:02:34 PM fr.lip6.move.gal.pnml.togal.PnmlToGalTransformer transform
INFO: Found NUPN structural information;
May 18, 2018 8:02:34 PM fr.lip6.move.serialization.SerializationUtil systemToFile
INFO: Time to serialize gal into /home/mcc/execution/model.pnml.img.gal : 57 ms
May 18, 2018 8:02:34 PM fr.lip6.move.gal.instantiate.GALRewriter flatten
INFO: Flatten gal took : 452 ms
May 18, 2018 8:02:34 PM fr.lip6.move.gal.application.MccTranslator applyOrder
INFO: Applying decomposition
May 18, 2018 8:02:34 PM fr.lip6.move.gal.instantiate.CompositeBuilder decomposeWithOrder
INFO: Decomposing Gal with order
May 18, 2018 8:02:35 PM fr.lip6.move.gal.instantiate.GALRewriter flatten
INFO: Flatten gal took : 387 ms
May 18, 2018 8:02:35 PM fr.lip6.move.gal.instantiate.GALRewriter flatten
INFO: Flatten gal took : 400 ms
May 18, 2018 8:02:35 PM fr.lip6.move.gal.instantiate.CompositeBuilder rewriteArraysToAllowPartition
INFO: Rewriting arrays to variables to allow decomposition.
May 18, 2018 8:02:35 PM fr.lip6.move.gal.semantics.DeterministicNextBuilder getDeterministicNext
INFO: Input system was already deterministic with 1907 transitions.
May 18, 2018 8:02:35 PM fr.lip6.move.gal.semantics.DeterministicNextBuilder getDeterministicNext
INFO: Input system was already deterministic with 1907 transitions.
May 18, 2018 8:02:35 PM fr.lip6.move.gal.gal2pins.Gal2PinsTransformerNext transform
INFO: Too many transitions (1907) to apply POR reductions. Disabling POR matrices.
May 18, 2018 8:02:35 PM fr.lip6.move.gal.gal2pins.Gal2PinsTransformerNext transform
INFO: Built C files in 863ms conformant to PINS in folder :/home/mcc/execution
May 18, 2018 8:02:35 PM fr.lip6.move.gal.instantiate.Instantiator fuseIsomorphicEffects
INFO: Removed a total of 3108 redundant transitions.
May 18, 2018 8:02:36 PM fr.lip6.move.serialization.SerializationUtil systemToFile
INFO: Time to serialize gal into /home/mcc/execution/ReachabilityFireability.pnml.gal : 22 ms
May 18, 2018 8:02:36 PM fr.lip6.move.serialization.SerializationUtil serializePropertiesForITSTools
INFO: Time to serialize properties into /home/mcc/execution/ReachabilityFireability.prop : 6 ms
May 18, 2018 8:02:37 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd checkProperties
INFO: Ran tautology test, simplified 0 / 16 in 1848 ms.
May 18, 2018 8:02:37 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property DLCround-PT-08a-ReachabilityFireability-00(UNSAT) depth K=0 took 58 ms
May 18, 2018 8:02:37 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property DLCround-PT-08a-ReachabilityFireability-01(UNSAT) depth K=0 took 10 ms
May 18, 2018 8:02:37 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property DLCround-PT-08a-ReachabilityFireability-02(UNSAT) depth K=0 took 11 ms
May 18, 2018 8:02:37 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property DLCround-PT-08a-ReachabilityFireability-03(UNSAT) depth K=0 took 19 ms
May 18, 2018 8:02:37 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property DLCround-PT-08a-ReachabilityFireability-04(UNSAT) depth K=0 took 15 ms
May 18, 2018 8:02:37 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property DLCround-PT-08a-ReachabilityFireability-05(UNSAT) depth K=0 took 19 ms
May 18, 2018 8:02:37 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property DLCround-PT-08a-ReachabilityFireability-06(UNSAT) depth K=0 took 12 ms
May 18, 2018 8:02:37 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property DLCround-PT-08a-ReachabilityFireability-07(UNSAT) depth K=0 took 11 ms
May 18, 2018 8:02:37 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd checkProperties
WARNING: Interrupting SMT solver.
May 18, 2018 8:02:37 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property DLCround-PT-08a-ReachabilityFireability-08(UNSAT) depth K=0 took 16 ms
May 18, 2018 8:02:37 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property DLCround-PT-08a-ReachabilityFireability-09(UNSAT) depth K=0 took 3 ms
java.lang.RuntimeException: SMT solver raised an exception or timeout :(error "Solver has unexpectedly terminated")
at fr.lip6.move.gal.gal2smt.bmc.NextBMCSolver.checkSat(NextBMCSolver.java:297)
at fr.lip6.move.gal.gal2smt.bmc.NextBMCSolver.verifyAssertion(NextBMCSolver.java:452)
at fr.lip6.move.gal.gal2smt.bmc.NextBMCSolver.verify(NextBMCSolver.java:435)
at fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd.runBMC(Gal2SMTFrontEnd.java:378)
at fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd.access$0(Gal2SMTFrontEnd.java:350)
at fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd$1.run(Gal2SMTFrontEnd.java:159)
at java.lang.Thread.run(Thread.java:748)
May 18, 2018 8:02:37 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
WARNING: Unexpected error occurred while running SMT. Was verifying DLCround-PT-08a-ReachabilityFireability-10 SMT depth 0
java.lang.RuntimeException: java.lang.RuntimeException: SMT solver raised an exception or timeout :(error "Solver has unexpectedly terminated")
at fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd.runBMC(Gal2SMTFrontEnd.java:404)
at fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd.access$0(Gal2SMTFrontEnd.java:350)
at fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd$1.run(Gal2SMTFrontEnd.java:159)
at java.lang.Thread.run(Thread.java:748)
Caused by: java.lang.RuntimeException: SMT solver raised an exception or timeout :(error "Solver has unexpectedly terminated")
at fr.lip6.move.gal.gal2smt.bmc.NextBMCSolver.checkSat(NextBMCSolver.java:297)
at fr.lip6.move.gal.gal2smt.bmc.NextBMCSolver.verifyAssertion(NextBMCSolver.java:452)
at fr.lip6.move.gal.gal2smt.bmc.NextBMCSolver.verify(NextBMCSolver.java:435)
at fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd.runBMC(Gal2SMTFrontEnd.java:378)
... 3 more
May 18, 2018 8:02:37 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: During BMC, SMT solver timed out at depth 0
May 18, 2018 8:02:37 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solving timed out (3600000 secs) at depth 0
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCround-PT-08a"
export BK_EXAMINATION="ReachabilityFireability"
export BK_TOOL="itstools"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
tar xzf /home/mcc/BenchKit/INPUTS/DLCround-PT-08a.tgz
mv DLCround-PT-08a execution
cd execution
pwd
ls -lh
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-3637"
echo " Executing tool itstools"
echo " Input is DLCround-PT-08a, examination is ReachabilityFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r068-smll-152649741100077"
echo "====================================================================="
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "ReachabilityFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "ReachabilityFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "ReachabilityFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property ReachabilityFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "ReachabilityFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;