Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Waiting for the VM to be ready (probing ssh)
...........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
/home/mcc/execution
total 644K
-rw-r--r-- 1 mcc users 4.0K May 15 18:54 CTLCardinality.txt
-rw-r--r-- 1 mcc users 24K May 15 18:54 CTLCardinality.xml
-rw-r--r-- 1 mcc users 2.3K May 15 18:54 CTLFireability.txt
-rw-r--r-- 1 mcc users 16K May 15 18:54 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.0K May 15 18:50 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 5.9K May 15 18:50 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 2.3K May 15 18:54 LTLCardinality.txt
-rw-r--r-- 1 mcc users 9.7K May 15 18:54 LTLCardinality.xml
-rw-r--r-- 1 mcc users 1.8K May 15 18:54 LTLFireability.txt
-rw-r--r-- 1 mcc users 8.4K May 15 18:54 LTLFireability.xml
-rw-r--r-- 1 mcc users 3.2K May 15 18:54 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 16K May 15 18:54 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 106 May 15 18:54 ReachabilityDeadlock.txt
-rw-r--r-- 1 mcc users 344 May 15 18:54 ReachabilityDeadlock.xml
-rw-r--r-- 1 mcc users 2.8K May 15 18:54 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 18K May 15 18:54 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K May 15 18:54 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K May 15 18:54 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 15 18:50 equiv_col
-rw-r--r-- 1 mcc users 4 May 15 18:50 instance
-rw-r--r-- 1 mcc users 6 May 15 18:50 iscolored
-rw-r--r-- 1 mcc users 479K May 15 18:50 model.pnml
=====================================================================
Generated by BenchKit 2-3637
Executing tool itstools
Input is DLCround-PT-08a, examination is ReachabilityCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r068-smll-152649741100075
=====================================================================

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME DLCround-PT-08a-ReachabilityCardinality-00
FORMULA_NAME DLCround-PT-08a-ReachabilityCardinality-01
FORMULA_NAME DLCround-PT-08a-ReachabilityCardinality-02
FORMULA_NAME DLCround-PT-08a-ReachabilityCardinality-03
FORMULA_NAME DLCround-PT-08a-ReachabilityCardinality-04
FORMULA_NAME DLCround-PT-08a-ReachabilityCardinality-05
FORMULA_NAME DLCround-PT-08a-ReachabilityCardinality-06
FORMULA_NAME DLCround-PT-08a-ReachabilityCardinality-07
FORMULA_NAME DLCround-PT-08a-ReachabilityCardinality-08
FORMULA_NAME DLCround-PT-08a-ReachabilityCardinality-09
FORMULA_NAME DLCround-PT-08a-ReachabilityCardinality-10
FORMULA_NAME DLCround-PT-08a-ReachabilityCardinality-11
FORMULA_NAME DLCround-PT-08a-ReachabilityCardinality-12
FORMULA_NAME DLCround-PT-08a-ReachabilityCardinality-13
FORMULA_NAME DLCround-PT-08a-ReachabilityCardinality-14
FORMULA_NAME DLCround-PT-08a-ReachabilityCardinality-15

=== Now, execution of the tool begins

BK_START 1526673714445

Using solver Z3 to compute partial order matrices.
Built C files in :
/home/mcc/execution
Running compilation step : CommandLine [args=[gcc, -c, -I/home/mcc/BenchKit//lts_install_dir//include, -I., -std=c99, -fPIC, -O3, model.c], workingDir=/home/mcc/execution]
Invoking ITS tools like this :CommandLine [args=[/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.201805151631/bin/its-reach-linux64, --gc-threshold, 2000000, --quiet, -i, /home/mcc/execution/ReachabilityCardinality.pnml.gal, -t, CGAL, -reachable-file, ReachabilityCardinality.prop, --nowitness], workingDir=/home/mcc/execution]

its-reach command run as :

/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.201805151631/bin/its-reach-linux64 --gc-threshold 2000000 --quiet -i /home/mcc/execution/ReachabilityCardinality.pnml.gal -t CGAL -reachable-file ReachabilityCardinality.prop --nowitness
Loading property file ReachabilityCardinality.prop.
Read [invariant] property : DLCround-PT-08a-ReachabilityCardinality-00 with value :((((u44.p149==0)||(u6.p48==1))||(!(u7.p52>=3)))||(!(u84.p189>=1)))
Read [reachable] property : DLCround-PT-08a-ReachabilityCardinality-01 with value :(!((u2.p11==0)||(u156.p261==1)))
Read [invariant] property : DLCround-PT-08a-ReachabilityCardinality-02 with value :(!(((u95.p200>=3)&&((u8.p61==0)||(u31.p136==1)))&&((u96.p201==0)||(u104.p209==1))))
Read [reachable] property : DLCround-PT-08a-ReachabilityCardinality-03 with value :((u11.p95>=2)||(u5.p29>=2))
Read [reachable] property : DLCround-PT-08a-ReachabilityCardinality-04 with value :(u36.p141>=3)
Read [reachable] property : DLCround-PT-08a-ReachabilityCardinality-05 with value :(((((u7.p57==0)||(u99.p204==1))&&((u8.p65==0)||(u134.p239==1)))||(!(u125.p230>=3)))&&(u4.p24>=3))
Read [invariant] property : DLCround-PT-08a-ReachabilityCardinality-06 with value :(((u15.p120==0)||(u27.p132==1))||((u128.p233==0)||(u44.p149==1)))
Read [invariant] property : DLCround-PT-08a-ReachabilityCardinality-07 with value :(!(((u11.p95>=3)||((u11.p92==0)||(u11.p95==1)))&&(!((u13.p118==0)||(u122.p227==1)))))
Read [invariant] property : DLCround-PT-08a-ReachabilityCardinality-08 with value :(((u4.p27==0)||(u44.p149==1))&&((u121.p226==0)||(u108.p213==1)))
Read [reachable] property : DLCround-PT-08a-ReachabilityCardinality-09 with value :(((u43.p148==0)||(u10.p82==1))&&(((u60.p165==0)||(u6.p46==1))&&(u9.p72>=2)))
Read [reachable] property : DLCround-PT-08a-ReachabilityCardinality-10 with value :(((u12.p102>=2)||((u142.p247>=2)||(u1.p6>=2)))||(!((u11.p98==0)||(u113.p218==1))))
Read [invariant] property : DLCround-PT-08a-ReachabilityCardinality-11 with value :((u2.p12==0)||(u147.p252==1))
Read [reachable] property : DLCround-PT-08a-ReachabilityCardinality-12 with value :(u111.p216>=3)
Read [reachable] property : DLCround-PT-08a-ReachabilityCardinality-13 with value :(((!((u10.p82==0)||(u92.p197==1)))&&((u79.p184>=2)&&((u155.p260==0)||(u30.p135==1))))&&(((u118.p223>=3)||(u106.p211>=1))||(!((u146.p251==0)||(u7.p55==1)))))
Read [reachable] property : DLCround-PT-08a-ReachabilityCardinality-14 with value :(u6.p44>=3)
Read [invariant] property : DLCround-PT-08a-ReachabilityCardinality-15 with value :(!(((u144.p249>=2)&&((u9.p69==0)||(u9.p69==1)))&&(((u119.p224==0)||(u64.p169==1))||((u2.p10==0)||(u11.p95==1)))))
built 289 ordering constraints for composite.
Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCround\_PT\_08a\_flat\_flat\_mod,2.401e+12,1.02292,13260,322,21,4604,792,2039,4148,68,879,0
Total reachable state count : 2401000000001

Verifying 16 reachability properties.
Invariant property DLCround-PT-08a-ReachabilityCardinality-00 is true.
FORMULA DLCround-PT-08a-ReachabilityCardinality-00 TRUE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING USE_NUPN

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCround-PT-08a-ReachabilityCardinality-00,0,1.02534,13288,1,0,4604,792,2053,4148,77,879,116
Reachability property DLCround-PT-08a-ReachabilityCardinality-01 does not hold.
FORMULA DLCround-PT-08a-ReachabilityCardinality-01 FALSE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING USE_NUPN
No reachable states exhibit your property : DLCround-PT-08a-ReachabilityCardinality-01

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCround-PT-08a-ReachabilityCardinality-01,0,1.02663,13408,1,0,4604,792,2059,4148,80,879,438
Invariant property DLCround-PT-08a-ReachabilityCardinality-02 is true.
FORMULA DLCround-PT-08a-ReachabilityCardinality-02 TRUE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING USE_NUPN

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCround-PT-08a-ReachabilityCardinality-02,0,1.02773,13408,1,0,4604,792,2072,4148,81,879,462
Reachability property DLCround-PT-08a-ReachabilityCardinality-03 does not hold.
FORMULA DLCround-PT-08a-ReachabilityCardinality-03 FALSE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING USE_NUPN
No reachable states exhibit your property : DLCround-PT-08a-ReachabilityCardinality-03

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCround-PT-08a-ReachabilityCardinality-03,0,1.02829,13408,1,0,4604,792,2077,4148,83,879,462
Reachability property DLCround-PT-08a-ReachabilityCardinality-04 does not hold.
FORMULA DLCround-PT-08a-ReachabilityCardinality-04 FALSE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING USE_NUPN
No reachable states exhibit your property : DLCround-PT-08a-ReachabilityCardinality-04

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCround-PT-08a-ReachabilityCardinality-04,0,1.02879,13408,1,0,4604,792,2078,4148,83,879,462
Reachability property DLCround-PT-08a-ReachabilityCardinality-05 does not hold.
FORMULA DLCround-PT-08a-ReachabilityCardinality-05 FALSE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING USE_NUPN
No reachable states exhibit your property : DLCround-PT-08a-ReachabilityCardinality-05

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCround-PT-08a-ReachabilityCardinality-05,0,1.03093,13408,1,0,4604,792,2095,4148,88,879,796
Invariant property DLCround-PT-08a-ReachabilityCardinality-06 is true.
FORMULA DLCround-PT-08a-ReachabilityCardinality-06 TRUE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING USE_NUPN

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCround-PT-08a-ReachabilityCardinality-06,0,1.03248,13408,1,0,4604,792,2104,4148,88,879,1056
Invariant property DLCround-PT-08a-ReachabilityCardinality-07 is true.
FORMULA DLCround-PT-08a-ReachabilityCardinality-07 TRUE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING USE_NUPN

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCround-PT-08a-ReachabilityCardinality-07,0,1.03319,13408,1,0,4604,792,2121,4148,94,879,1086
Invariant property DLCround-PT-08a-ReachabilityCardinality-08 is true.
FORMULA DLCround-PT-08a-ReachabilityCardinality-08 TRUE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING USE_NUPN

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCround-PT-08a-ReachabilityCardinality-08,0,1.03455,13408,1,0,4604,792,2129,4148,94,879,1362
Reachability property DLCround-PT-08a-ReachabilityCardinality-09 does not hold.
FORMULA DLCround-PT-08a-ReachabilityCardinality-09 FALSE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING USE_NUPN
No reachable states exhibit your property : DLCround-PT-08a-ReachabilityCardinality-09

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCround-PT-08a-ReachabilityCardinality-09,0,1.03584,13408,1,0,4604,792,2142,4148,96,879,1462
Reachability property DLCround-PT-08a-ReachabilityCardinality-10 does not hold.
FORMULA DLCround-PT-08a-ReachabilityCardinality-10 FALSE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING USE_NUPN
No reachable states exhibit your property : DLCround-PT-08a-ReachabilityCardinality-10

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCround-PT-08a-ReachabilityCardinality-10,0,1.03701,13408,1,0,4604,792,2154,4148,97,879,1512
Invariant property DLCround-PT-08a-ReachabilityCardinality-11 is true.
FORMULA DLCround-PT-08a-ReachabilityCardinality-11 TRUE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING USE_NUPN

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCround-PT-08a-ReachabilityCardinality-11,0,1.03925,13408,1,0,4604,792,2158,4148,97,879,1812
Reachability property DLCround-PT-08a-ReachabilityCardinality-12 does not hold.
FORMULA DLCround-PT-08a-ReachabilityCardinality-12 FALSE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING USE_NUPN
No reachable states exhibit your property : DLCround-PT-08a-ReachabilityCardinality-12

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCround-PT-08a-ReachabilityCardinality-12,0,1.03948,13408,1,0,4604,792,2159,4148,97,879,1812
Reachability property DLCround-PT-08a-ReachabilityCardinality-13 does not hold.
FORMULA DLCround-PT-08a-ReachabilityCardinality-13 FALSE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING USE_NUPN
No reachable states exhibit your property : DLCround-PT-08a-ReachabilityCardinality-13

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCround-PT-08a-ReachabilityCardinality-13,0,1.04171,13408,1,0,4604,792,2182,4148,98,879,2349
Reachability property DLCround-PT-08a-ReachabilityCardinality-14 does not hold.
FORMULA DLCround-PT-08a-ReachabilityCardinality-14 FALSE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING USE_NUPN
No reachable states exhibit your property : DLCround-PT-08a-ReachabilityCardinality-14

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCround-PT-08a-ReachabilityCardinality-14,0,1.04201,13408,1,0,4604,792,2184,4148,99,879,2349
Invariant property DLCround-PT-08a-ReachabilityCardinality-15 is true.
FORMULA DLCround-PT-08a-ReachabilityCardinality-15 TRUE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING USE_NUPN

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCround-PT-08a-ReachabilityCardinality-15,0,1.04291,13408,1,0,4604,792,2203,4148,103,879,2349
WARNING : LTS min runner thread was asked to interrupt. Dying gracefully.

BK_STOP 1526673721538

--------------------
content from stderr:

+ export BINDIR=/home/mcc/BenchKit/
+ BINDIR=/home/mcc/BenchKit/
++ pwd
+ export MODEL=/home/mcc/execution
+ MODEL=/home/mcc/execution
+ /home/mcc/BenchKit//runeclipse.sh /home/mcc/execution ReachabilityCardinality -its -ltsminpath /home/mcc/BenchKit//lts_install_dir/ -smt
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ /home/mcc/BenchKit//itstools/its-tools -consoleLog -data /home/mcc/execution/workspace -pnfolder /home/mcc/execution -examination ReachabilityCardinality -z3path /home/mcc/BenchKit//z3/bin/z3 -yices2path /home/mcc/BenchKit//yices/bin/yices -its -ltsminpath /home/mcc/BenchKit//lts_install_dir/ -smt -vmargs -Dosgi.locking=none -Declipse.stateSaveDelayInterval=-1 -Dosgi.configuration.area=/tmp/.eclipse -Xss8m -Xms40m -Xmx8192m -Dfile.encoding=UTF-8 -Dosgi.requiredJavaVersion=1.6
May 18, 2018 8:01:56 PM fr.lip6.move.gal.application.Application start
INFO: Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, ReachabilityCardinality, -z3path, /home/mcc/BenchKit//z3/bin/z3, -yices2path, /home/mcc/BenchKit//yices/bin/yices, -its, -ltsminpath, /home/mcc/BenchKit//lts_install_dir/, -smt]
May 18, 2018 8:01:56 PM fr.lip6.move.gal.application.MccTranslator transformPNML
INFO: Parsing pnml file : /home/mcc/execution/model.pnml
May 18, 2018 8:01:57 PM fr.lip6.move.gal.nupn.PTNetReader loadFromXML
INFO: Load time of PNML (sax parser for PT used): 232 ms
May 18, 2018 8:01:57 PM fr.lip6.move.gal.pnml.togal.PTGALTransformer handlePage
INFO: Transformed 263 places.
May 18, 2018 8:01:57 PM fr.lip6.move.gal.pnml.togal.PTGALTransformer handlePage
INFO: Transformed 1907 transitions.
May 18, 2018 8:01:57 PM fr.lip6.move.gal.pnml.togal.PnmlToGalTransformer transform
INFO: Found NUPN structural information;
May 18, 2018 8:01:57 PM fr.lip6.move.serialization.SerializationUtil systemToFile
INFO: Time to serialize gal into /home/mcc/execution/model.pnml.img.gal : 56 ms
May 18, 2018 8:01:57 PM fr.lip6.move.gal.instantiate.GALRewriter flatten
INFO: Flatten gal took : 530 ms
May 18, 2018 8:01:58 PM fr.lip6.move.gal.application.MccTranslator applyOrder
INFO: Applying decomposition
May 18, 2018 8:01:58 PM fr.lip6.move.gal.instantiate.CompositeBuilder decomposeWithOrder
INFO: Decomposing Gal with order
May 18, 2018 8:01:58 PM fr.lip6.move.gal.instantiate.GALRewriter flatten
INFO: Flatten gal took : 499 ms
May 18, 2018 8:01:58 PM fr.lip6.move.gal.instantiate.GALRewriter flatten
INFO: Flatten gal took : 418 ms
May 18, 2018 8:01:58 PM fr.lip6.move.gal.instantiate.CompositeBuilder rewriteArraysToAllowPartition
INFO: Rewriting arrays to variables to allow decomposition.
May 18, 2018 8:01:58 PM fr.lip6.move.gal.semantics.DeterministicNextBuilder getDeterministicNext
INFO: Input system was already deterministic with 1907 transitions.
May 18, 2018 8:01:58 PM fr.lip6.move.gal.gal2pins.Gal2PinsTransformerNext transform
INFO: Too many transitions (1907) to apply POR reductions. Disabling POR matrices.
May 18, 2018 8:01:58 PM fr.lip6.move.gal.semantics.DeterministicNextBuilder getDeterministicNext
INFO: Input system was already deterministic with 1907 transitions.
May 18, 2018 8:01:58 PM fr.lip6.move.gal.gal2pins.Gal2PinsTransformerNext transform
INFO: Built C files in 656ms conformant to PINS in folder :/home/mcc/execution
May 18, 2018 8:01:59 PM fr.lip6.move.gal.instantiate.Instantiator fuseIsomorphicEffects
INFO: Removed a total of 3108 redundant transitions.
May 18, 2018 8:01:59 PM fr.lip6.move.serialization.SerializationUtil systemToFile
INFO: Time to serialize gal into /home/mcc/execution/ReachabilityCardinality.pnml.gal : 40 ms
May 18, 2018 8:01:59 PM fr.lip6.move.serialization.SerializationUtil serializePropertiesForITSTools
INFO: Time to serialize properties into /home/mcc/execution/ReachabilityCardinality.prop : 1 ms
May 18, 2018 8:02:00 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd checkProperties
INFO: Ran tautology test, simplified 0 / 16 in 1637 ms.
May 18, 2018 8:02:00 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property DLCround-PT-08a-ReachabilityCardinality-00(UNSAT) depth K=0 took 89 ms
May 18, 2018 8:02:00 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property DLCround-PT-08a-ReachabilityCardinality-01(UNSAT) depth K=0 took 16 ms
May 18, 2018 8:02:00 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property DLCround-PT-08a-ReachabilityCardinality-02(UNSAT) depth K=0 took 12 ms
May 18, 2018 8:02:00 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property DLCround-PT-08a-ReachabilityCardinality-03(UNSAT) depth K=0 took 10 ms
May 18, 2018 8:02:00 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property DLCround-PT-08a-ReachabilityCardinality-04(UNSAT) depth K=0 took 10 ms
May 18, 2018 8:02:00 PM fr.lip6.move.gal.semantics.DeterministicNextBuilder getDeterministicNext
INFO: Input system was already deterministic with 1907 transitions.
May 18, 2018 8:02:00 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property DLCround-PT-08a-ReachabilityCardinality-05(UNSAT) depth K=0 took 32 ms
May 18, 2018 8:02:00 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property DLCround-PT-08a-ReachabilityCardinality-06(UNSAT) depth K=0 took 12 ms
May 18, 2018 8:02:00 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property DLCround-PT-08a-ReachabilityCardinality-07(UNSAT) depth K=0 took 16 ms
May 18, 2018 8:02:00 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property DLCround-PT-08a-ReachabilityCardinality-08(UNSAT) depth K=0 took 15 ms
May 18, 2018 8:02:00 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property DLCround-PT-08a-ReachabilityCardinality-09(UNSAT) depth K=0 took 12 ms
May 18, 2018 8:02:00 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property DLCround-PT-08a-ReachabilityCardinality-10(UNSAT) depth K=0 took 14 ms
May 18, 2018 8:02:00 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property DLCround-PT-08a-ReachabilityCardinality-11(UNSAT) depth K=0 took 1 ms
May 18, 2018 8:02:00 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd checkProperties
WARNING: Interrupting SMT solver.
May 18, 2018 8:02:00 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property DLCround-PT-08a-ReachabilityCardinality-12(UNSAT) depth K=0 took 3 ms
May 18, 2018 8:02:00 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property DLCround-PT-08a-ReachabilityCardinality-13(UNSAT) depth K=0 took 1 ms
May 18, 2018 8:02:00 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property DLCround-PT-08a-ReachabilityCardinality-14(UNSAT) depth K=0 took 1 ms
May 18, 2018 8:02:00 PM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property DLCround-PT-08a-ReachabilityCardinality-15(UNSAT) depth K=0 took 2 ms
May 18, 2018 8:02:00 PM org.smtlib.impl.Script execute
WARNING: Script execution failed on command (define-fun _enabledsrc__17 ((src (Array Int Int))) Bool (>= (select src 108) 1)) with error
May 18, 2018 8:02:00 PM org.smtlib.impl.Script execute
WARNING: Script execution failed on command (define-fun _enabled__17 ((step Int)) Bool (_enabledsrc__17 (select s step))) with error (error "Error writing to Z3 solver: java.io.IOException: Broken pipe")
Exception in thread "Thread-8" java.lang.RuntimeException: Error when declaring system variables to SMT solver.(error "Error writing to Z3 solver: java.io.IOException: Broken pipe")
at fr.lip6.move.gal.gal2smt.bmc.NextBMCSolver.init(NextBMCSolver.java:93)
at fr.lip6.move.gal.gal2smt.bmc.KInductionSolver.init(KInductionSolver.java:59)
at fr.lip6.move.gal.gal2smt.smt.ISMTSolver.init(ISMTSolver.java:17)
at fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd.runKInduction(Gal2SMTFrontEnd.java:278)
at fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd.access$1(Gal2SMTFrontEnd.java:274)
at fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd$2.run(Gal2SMTFrontEnd.java:166)
at java.lang.Thread.run(Thread.java:748)
May 18, 2018 8:02:00 PM fr.lip6.move.gal.application.SMTRunner$2 run
INFO: SMT solved 0/ 16 properties. Interrupting other analysis methods.

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCround-PT-08a"
export BK_EXAMINATION="ReachabilityCardinality"
export BK_TOOL="itstools"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

tar xzf /home/mcc/BenchKit/INPUTS/DLCround-PT-08a.tgz
mv DLCround-PT-08a execution
cd execution
pwd
ls -lh

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-3637"
echo " Executing tool itstools"
echo " Input is DLCround-PT-08a, examination is ReachabilityCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r068-smll-152649741100075"
echo "====================================================================="
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "ReachabilityCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "ReachabilityCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "ReachabilityCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property ReachabilityCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "ReachabilityCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' ReachabilityCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;