Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Waiting for the VM to be ready (probing ssh)
...................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
/home/mcc/execution
total 600K
-rw-r--r-- 1 mcc users 3.6K May 15 18:54 CTLCardinality.txt
-rw-r--r-- 1 mcc users 21K May 15 18:54 CTLCardinality.xml
-rw-r--r-- 1 mcc users 2.6K May 15 18:54 CTLFireability.txt
-rw-r--r-- 1 mcc users 18K May 15 18:54 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.0K May 15 18:50 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 5.9K May 15 18:50 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 2.3K May 15 18:54 LTLCardinality.txt
-rw-r--r-- 1 mcc users 9.8K May 15 18:54 LTLCardinality.xml
-rw-r--r-- 1 mcc users 1.8K May 15 18:54 LTLFireability.txt
-rw-r--r-- 1 mcc users 9.0K May 15 18:54 LTLFireability.xml
-rw-r--r-- 1 mcc users 3.1K May 15 18:54 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 14K May 15 18:54 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 106 May 15 18:54 ReachabilityDeadlock.txt
-rw-r--r-- 1 mcc users 344 May 15 18:54 ReachabilityDeadlock.xml
-rw-r--r-- 1 mcc users 2.9K May 15 18:54 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 19K May 15 18:54 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K May 15 18:54 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K May 15 18:54 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 15 18:50 equiv_col
-rw-r--r-- 1 mcc users 4 May 15 18:50 instance
-rw-r--r-- 1 mcc users 6 May 15 18:50 iscolored
-rw-r--r-- 1 mcc users 432K May 15 18:50 model.pnml
=====================================================================
Generated by BenchKit 2-3637
Executing tool itstools
Input is DLCround-PT-03b, examination is ReachabilityDeadlock
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r068-smll-152649741000013
=====================================================================

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME DLCround-PT-03b-ReachabilityDeadlock-0

=== Now, execution of the tool begins

BK_START 1526640334906

Flatten gal took : 421 ms
Constant places removed 1 places and 1 transitions.
Performed 856 Post agglomeration using F-continuation condition.
Iterating post reduction 0 with 857 rules applied. Total rules applied 857 place count 1382 transition count 1030
Constant places removed 858 places and 2 transitions.
Reduce isomorphic transitions removed 24 transitions.
Performed 20 Post agglomeration using F-continuation condition.
Iterating post reduction 1 with 902 rules applied. Total rules applied 1759 place count 524 transition count 984
Constant places removed 20 places and 0 transitions.
Reduce isomorphic transitions removed 4 transitions.
Performed 4 Post agglomeration using F-continuation condition.
Iterating post reduction 2 with 28 rules applied. Total rules applied 1787 place count 504 transition count 976
Constant places removed 4 places and 0 transitions.
Iterating post reduction 3 with 4 rules applied. Total rules applied 1791 place count 500 transition count 976
Performed 4 Pre agglomeration using Quasi-Persistent + HF-interchangeable + Divergent Free condition.
Pre-agglomeration after 4 with 4 Pre rules applied. Total rules applied 1791 place count 500 transition count 972
Constant places removed 4 places and 0 transitions.
Iterating post reduction 4 with 4 rules applied. Total rules applied 1795 place count 496 transition count 972
Symmetric choice reduction at 5 with 88 rule applications. Total rules 1883 place count 496 transition count 972
Constant places removed 88 places and 88 transitions.
Iterating post reduction 5 with 88 rules applied. Total rules applied 1971 place count 408 transition count 884
Performed 12 Pre agglomeration using Quasi-Persistent + HF-interchangeable + Divergent Free condition.
Pre-agglomeration after 6 with 12 Pre rules applied. Total rules applied 1971 place count 408 transition count 872
Constant places removed 12 places and 0 transitions.
Iterating post reduction 6 with 12 rules applied. Total rules applied 1983 place count 396 transition count 872
Symmetric choice reduction at 7 with 8 rule applications. Total rules 1991 place count 396 transition count 872
Constant places removed 8 places and 44 transitions.
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 7 with 12 rules applied. Total rules applied 2003 place count 388 transition count 824
Performed 136 Post agglomeration using F-continuation condition.
Constant places removed 136 places and 0 transitions.
Iterating post reduction 8 with 136 rules applied. Total rules applied 2139 place count 252 transition count 684
Symmetric choice reduction at 9 with 16 rule applications. Total rules 2155 place count 252 transition count 684
Constant places removed 16 places and 112 transitions.
Iterating post reduction 9 with 16 rules applied. Total rules applied 2171 place count 236 transition count 572
Performed 24 Post agglomeration using F-continuation condition.
Constant places removed 24 places and 0 transitions.
Reduce isomorphic transitions removed 8 transitions.
Iterating post reduction 10 with 32 rules applied. Total rules applied 2203 place count 212 transition count 644
Applied a total of 2203 rules in 538 ms. Remains 212 /1383 variables (removed 1171) and now considering 644/1887 (removed 1243) transitions.
Normalized transition count is 589
// Phase 1: matrix 589 rows 212 cols
Using solver Z3 to compute partial order matrices.
Built C files in :
/home/mcc/execution
Invoking ITS tools like this :CommandLine [args=[/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.201805151631/bin/its-ctl-linux64, --gc-threshold, 2000000, --quiet, -i, /home/mcc/execution/ReachabilityDeadlock.pnml.gal, -t, CGAL, -ctl, DEADLOCK], workingDir=/home/mcc/execution]

its-ctl command run as :

/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.201805151631/bin/its-ctl-linux64 --gc-threshold 2000000 --quiet -i /home/mcc/execution/ReachabilityDeadlock.pnml.gal -t CGAL -ctl DEADLOCK
No direction supplied, using forward translation only.
Presburger conditions satisfied. Using coverability to approximate state space in K-Induction.
Normalized transition count is 589
// Phase 1: matrix 589 rows 212 cols
invariant :p225 + p238 + p244 + p253 + p269 + p278 + p307 = 1
invariant :p1006 + p1009 + p1010 = 1
invariant :p1206 + p1209 + p1210 = 1
invariant :p1236 + p1239 + p1240 = 1
invariant :p328 + p341 + p347 + p356 + p372 + p381 + p410 = 1
invariant :p1036 + p1039 + p1040 = 1
invariant :p1096 + p1099 + p1100 = 1
invariant :p946 + p949 + p950 = 1
invariant :p976 + p979 + p980 = 1
invariant :p956 + p959 + p960 = 1
invariant :p1056 + p1059 + p1060 = 1
invariant :p1366 + p1369 + p1370 = 1
invariant :p1316 + p1319 + p1320 = 1
invariant :p1066 + p1069 + p1070 = 1
invariant :p1136 + p1139 + p1140 = 1
invariant :p543 + p550 + p562 + p564 + p568 + p570 + p580 + p588 + p590 + p605 + p607 + p632 + p648 = 1
invariant :p1016 + p1019 + p1020 = 1
invariant :p1286 + p1289 + p1290 = 1
invariant :p1326 + p1329 + p1330 = 1
invariant :p1166 + p1169 + p1170 = 1
invariant :p1086 + p1089 + p1090 = 1
invariant :p122 + p135 + p141 + p150 + p166 + p175 + p204 = 1
invariant :p1256 + p1259 + p1260 = 1
invariant :p966 + p969 + p970 = 1
invariant :p1376 + p1379 + p1380 = 1
invariant :p423 + p430 + p442 + p444 + p448 + p450 + p460 + p468 + p470 + p485 + p487 + p512 + p528 = 1
invariant :p996 + p999 + p1000 = 1
invariant :p19 + p32 + p38 + p47 + p63 + p72 + p101 = 1
invariant :p1126 + p1129 + p1130 = 1
invariant :p1186 + p1189 + p1190 = 1
invariant :p663 + p670 + p682 + p684 + p688 + p690 + p700 + p708 + p710 + p725 + p727 + p752 + p768 = 1
invariant :p1106 + p1109 + p1110 = 1
invariant :p1046 + p1049 + p1050 = 1
invariant :p1116 + p1119 + p1120 = 1
invariant :p1266 + p1269 + p1270 = 1
invariant :p1296 + p1299 + p1300 = 1
invariant :p1306 + p1309 + p1310 = 1
invariant :p783 + p790 + p802 + p804 + p808 + p810 + p820 + p828 + p830 + p845 + p847 + p872 + p888 = 1
invariant :p1226 + p1229 + p1230 = 1
invariant :p1196 + p1199 + p1200 = 1
invariant :p1026 + p1029 + p1030 = 1
invariant :p986 + p989 + p990 = 1
invariant :p1276 + p1279 + p1280 = 1
invariant :p1146 + p1149 + p1150 = 1
invariant :p1076 + p1079 + p1080 = 1
invariant :p1336 + p1339 + p1340 = 1
invariant :p1216 + p1219 + p1220 = 1
invariant :p1346 + p1349 + p1350 = 1
invariant :p1176 + p1179 + p1180 = 1
invariant :p1156 + p1159 + p1160 = 1
invariant :p1246 + p1249 + p1250 = 1
invariant :p1356 + p1359 + p1360 = 1
Running compilation step : CommandLine [args=[gcc, -c, -I/home/mcc/BenchKit//lts_install_dir//include, -I., -std=c99, -fPIC, -O3, model.c], workingDir=/home/mcc/execution]
Compilation finished in 9233 ms.
Running link step : CommandLine [args=[gcc, -shared, -o, gal.so, model.o], workingDir=/home/mcc/execution]
Link finished in 58 ms.
Running LTSmin : CommandLine [args=[/home/mcc/BenchKit//lts_install_dir//bin/pins2lts-mc, ./gal.so, --threads=1, -p, --pins-guards, --when, -d], workingDir=/home/mcc/execution]
sparsehash FATAL ERROR: failed to allocate 35 groups

BK_TIME_CONFINEMENT_REACHED

--------------------
content from stderr:

+ export BINDIR=/home/mcc/BenchKit/
+ BINDIR=/home/mcc/BenchKit/
++ pwd
+ export MODEL=/home/mcc/execution
+ MODEL=/home/mcc/execution
+ /home/mcc/BenchKit//runeclipse.sh /home/mcc/execution ReachabilityDeadlock -its -ltsminpath /home/mcc/BenchKit//lts_install_dir/ -smt
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ /home/mcc/BenchKit//itstools/its-tools -consoleLog -data /home/mcc/execution/workspace -pnfolder /home/mcc/execution -examination ReachabilityDeadlock -z3path /home/mcc/BenchKit//z3/bin/z3 -yices2path /home/mcc/BenchKit//yices/bin/yices -its -ltsminpath /home/mcc/BenchKit//lts_install_dir/ -smt -vmargs -Dosgi.locking=none -Declipse.stateSaveDelayInterval=-1 -Dosgi.configuration.area=/tmp/.eclipse -Xss8m -Xms40m -Xmx8192m -Dfile.encoding=UTF-8 -Dosgi.requiredJavaVersion=1.6
May 18, 2018 10:45:36 AM fr.lip6.move.gal.application.Application start
INFO: Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, ReachabilityDeadlock, -z3path, /home/mcc/BenchKit//z3/bin/z3, -yices2path, /home/mcc/BenchKit//yices/bin/yices, -its, -ltsminpath, /home/mcc/BenchKit//lts_install_dir/, -smt]
May 18, 2018 10:45:37 AM fr.lip6.move.gal.application.MccTranslator transformPNML
INFO: Parsing pnml file : /home/mcc/execution/model.pnml
May 18, 2018 10:45:37 AM fr.lip6.move.gal.nupn.PTNetReader loadFromXML
INFO: Load time of PNML (sax parser for PT used): 231 ms
May 18, 2018 10:45:37 AM fr.lip6.move.gal.pnml.togal.PTGALTransformer handlePage
INFO: Transformed 1383 places.
May 18, 2018 10:45:37 AM fr.lip6.move.gal.pnml.togal.PTGALTransformer handlePage
INFO: Transformed 1887 transitions.
May 18, 2018 10:45:37 AM fr.lip6.move.gal.pnml.togal.PnmlToGalTransformer transform
INFO: Found NUPN structural information;
May 18, 2018 10:45:37 AM fr.lip6.move.serialization.SerializationUtil systemToFile
INFO: Time to serialize gal into /home/mcc/execution/model.pnml.img.gal : 50 ms
May 18, 2018 10:45:38 AM fr.lip6.move.gal.instantiate.GALRewriter flatten
INFO: Flatten gal took : 416 ms
May 18, 2018 10:45:38 AM fr.lip6.move.serialization.SerializationUtil systemToFile
INFO: Time to serialize gal into /home/mcc/execution/model.pnml.simple.gal : 14 ms
May 18, 2018 10:45:38 AM fr.lip6.move.gal.semantics.DeterministicNextBuilder getDeterministicNext
INFO: Input system was already deterministic with 1887 transitions.
May 18, 2018 10:45:39 AM fr.lip6.move.serialization.SerializationUtil systemToFile
INFO: Time to serialize gal into /home/mcc/execution/ReachabilityDeadlock.pnml.gal : 4 ms
May 18, 2018 10:45:39 AM fr.lip6.move.gal.semantics.DeterministicNextBuilder getDeterministicNext
INFO: Input system was already deterministic with 644 transitions.
May 18, 2018 10:45:39 AM fr.lip6.move.gal.gal2smt.bmc.KInductionSolver computeAndDeclareInvariants
INFO: Computed 52 place invariants in 65 ms
May 18, 2018 10:45:40 AM fr.lip6.move.gal.gal2smt.bmc.KInductionSolver init
INFO: Proved 212 variables to be positive in 863 ms
May 18, 2018 10:45:40 AM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver computeAblingMatrix
INFO: Computing symmetric may disable matrix : 644 transitions.
May 18, 2018 10:45:40 AM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver printStats
INFO: Computation of disable matrix completed :0/644 took 0 ms. Total solver calls (SAT/UNSAT): 0(0/0)
May 18, 2018 10:45:40 AM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver printStats
INFO: Computation of Complete disable matrix. took 101 ms. Total solver calls (SAT/UNSAT): 0(0/0)
May 18, 2018 10:45:40 AM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver computeAblingMatrix
INFO: Computing symmetric may enable matrix : 644 transitions.
May 18, 2018 10:45:40 AM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver printStats
INFO: Computation of Complete enable matrix. took 34 ms. Total solver calls (SAT/UNSAT): 0(0/0)
May 18, 2018 10:45:40 AM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver computeCoEnablingMatrix
INFO: Computing symmetric co enabling matrix : 644 transitions.
May 18, 2018 10:45:43 AM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver printStats
INFO: Computation of co-enabling matrix(107/644) took 3052 ms. Total solver calls (SAT/UNSAT): 2352(212/2140)
May 18, 2018 10:45:46 AM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver printStats
INFO: Computation of co-enabling matrix(166/644) took 6055 ms. Total solver calls (SAT/UNSAT): 6711(412/6299)
May 18, 2018 10:45:49 AM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver printStats
INFO: Computation of co-enabling matrix(238/644) took 9058 ms. Total solver calls (SAT/UNSAT): 10842(727/10115)
May 18, 2018 10:45:52 AM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver printStats
INFO: Computation of co-enabling matrix(315/644) took 12095 ms. Total solver calls (SAT/UNSAT): 15059(1019/14040)
May 18, 2018 10:45:55 AM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver printStats
INFO: Computation of co-enabling matrix(419/644) took 15096 ms. Total solver calls (SAT/UNSAT): 18672(1188/17484)
May 18, 2018 10:45:58 AM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver printStats
INFO: Computation of co-enabling matrix(561/644) took 18099 ms. Total solver calls (SAT/UNSAT): 21387(1763/19624)
May 18, 2018 10:46:00 AM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver printStats
INFO: Computation of Finished co-enabling matrix. took 19870 ms. Total solver calls (SAT/UNSAT): 22152(2140/20012)
May 18, 2018 10:46:00 AM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver computeDoNotAccord
INFO: Computing Do-Not-Accords matrix : 644 transitions.
May 18, 2018 10:46:00 AM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver printStats
INFO: Computation of Completed DNA matrix. took 86 ms. Total solver calls (SAT/UNSAT): 0(0/0)
May 18, 2018 10:46:00 AM fr.lip6.move.gal.gal2pins.Gal2PinsTransformerNext transform
INFO: Built C files in 21527ms conformant to PINS in folder :/home/mcc/execution
ITS-tools command line returned an error code 1

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCround-PT-03b"
export BK_EXAMINATION="ReachabilityDeadlock"
export BK_TOOL="itstools"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

tar xzf /home/mcc/BenchKit/INPUTS/DLCround-PT-03b.tgz
mv DLCround-PT-03b execution
cd execution
pwd
ls -lh

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-3637"
echo " Executing tool itstools"
echo " Input is DLCround-PT-03b, examination is ReachabilityDeadlock"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r068-smll-152649741000013"
echo "====================================================================="
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "ReachabilityDeadlock" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "ReachabilityDeadlock" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "ReachabilityDeadlock.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property ReachabilityDeadlock.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "ReachabilityDeadlock.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' ReachabilityDeadlock.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;