About the Execution of ITS-Tools for DLCround-PT-03a
Execution Summary | |||||
Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
15751.980 | 6251.00 | 13144.00 | 388.30 | FFTFTTTFTFTFTTTT | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Waiting for the VM to be ready (probing ssh)
.........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
/home/mcc/execution
total 316K
-rw-r--r-- 1 mcc users 3.2K May 15 18:54 CTLCardinality.txt
-rw-r--r-- 1 mcc users 19K May 15 18:54 CTLCardinality.xml
-rw-r--r-- 1 mcc users 2.5K May 15 18:54 CTLFireability.txt
-rw-r--r-- 1 mcc users 17K May 15 18:54 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.0K May 15 18:50 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 5.9K May 15 18:50 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 2.3K May 15 18:54 LTLCardinality.txt
-rw-r--r-- 1 mcc users 11K May 15 18:54 LTLCardinality.xml
-rw-r--r-- 1 mcc users 1.8K May 15 18:54 LTLFireability.txt
-rw-r--r-- 1 mcc users 9.1K May 15 18:54 LTLFireability.xml
-rw-r--r-- 1 mcc users 3.3K May 15 18:54 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 17K May 15 18:54 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 106 May 15 18:54 ReachabilityDeadlock.txt
-rw-r--r-- 1 mcc users 344 May 15 18:54 ReachabilityDeadlock.xml
-rw-r--r-- 1 mcc users 3.0K May 15 18:54 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 20K May 15 18:54 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K May 15 18:54 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K May 15 18:54 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 15 18:50 equiv_col
-rw-r--r-- 1 mcc users 4 May 15 18:50 instance
-rw-r--r-- 1 mcc users 6 May 15 18:50 iscolored
-rw-r--r-- 1 mcc users 148K May 15 18:50 model.pnml
=====================================================================
Generated by BenchKit 2-3637
Executing tool itstools
Input is DLCround-PT-03a, examination is ReachabilityCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r068-smll-152649741000005
=====================================================================
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME DLCround-PT-03a-ReachabilityCardinality-00
FORMULA_NAME DLCround-PT-03a-ReachabilityCardinality-01
FORMULA_NAME DLCround-PT-03a-ReachabilityCardinality-02
FORMULA_NAME DLCround-PT-03a-ReachabilityCardinality-03
FORMULA_NAME DLCround-PT-03a-ReachabilityCardinality-04
FORMULA_NAME DLCround-PT-03a-ReachabilityCardinality-05
FORMULA_NAME DLCround-PT-03a-ReachabilityCardinality-06
FORMULA_NAME DLCround-PT-03a-ReachabilityCardinality-07
FORMULA_NAME DLCround-PT-03a-ReachabilityCardinality-08
FORMULA_NAME DLCround-PT-03a-ReachabilityCardinality-09
FORMULA_NAME DLCround-PT-03a-ReachabilityCardinality-10
FORMULA_NAME DLCround-PT-03a-ReachabilityCardinality-11
FORMULA_NAME DLCround-PT-03a-ReachabilityCardinality-12
FORMULA_NAME DLCround-PT-03a-ReachabilityCardinality-13
FORMULA_NAME DLCround-PT-03a-ReachabilityCardinality-14
FORMULA_NAME DLCround-PT-03a-ReachabilityCardinality-15
=== Now, execution of the tool begins
BK_START 1526638915160
Using solver Z3 to compute partial order matrices.
Built C files in :
/home/mcc/execution
Invoking ITS tools like this :CommandLine [args=[/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.201805151631/bin/its-reach-linux64, --gc-threshold, 2000000, --quiet, -i, /home/mcc/execution/ReachabilityCardinality.pnml.gal, -t, CGAL, -reachable-file, ReachabilityCardinality.prop, --nowitness], workingDir=/home/mcc/execution]
its-reach command run as :
/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.201805151631/bin/its-reach-linux64 --gc-threshold 2000000 --quiet -i /home/mcc/execution/ReachabilityCardinality.pnml.gal -t CGAL -reachable-file ReachabilityCardinality.prop --nowitness
Loading property file ReachabilityCardinality.prop.
Read [reachable] property : DLCround-PT-03a-ReachabilityCardinality-00 with value :(!(((u53.p0==0)||(u8.p67==1))||((u4.p28==0)||(u50.p110==1))))
Read [reachable] property : DLCround-PT-03a-ReachabilityCardinality-01 with value :(((!((u7.p52==0)||(u6.p39==1)))&&(u52.p112>=2))&&((!((u29.p89==0)||(u8.p68==1)))||(!(u18.p78>=1))))
Read [invariant] property : DLCround-PT-03a-ReachabilityCardinality-02 with value :((u33.p93==0)||(u44.p104==1))
Read [reachable] property : DLCround-PT-03a-ReachabilityCardinality-03 with value :(u7.p50>=3)
Read [invariant] property : DLCround-PT-03a-ReachabilityCardinality-04 with value :((u16.p76==0)||(u27.p87==1))
Read [invariant] property : DLCround-PT-03a-ReachabilityCardinality-05 with value :((u3.p17>=2)||(!((u8.p62>=3)&&((u45.p105==0)||(u1.p3==1)))))
Read [reachable] property : DLCround-PT-03a-ReachabilityCardinality-06 with value :(!(((u4.p24==0)||(u7.p54==1))||((u5.p32==0)||(u8.p62==1))))
Read [reachable] property : DLCround-PT-03a-ReachabilityCardinality-07 with value :(((!((u52.p112==0)||(u19.p79==1)))&&(!(u27.p87>=1)))&&((u7.p49>=1)||((u46.p106>=2)&&(u1.p2>=2))))
Read [invariant] property : DLCround-PT-03a-ReachabilityCardinality-08 with value :(!((((u7.p54==0)||(u1.p5==1))||((u2.p8==0)||(u19.p79==1)))&&(u8.p59>=2)))
Read [reachable] property : DLCround-PT-03a-ReachabilityCardinality-09 with value :(((!(u5.p31>=3))&&((u2.p8>=3)&&((u6.p41==0)||(u30.p90==1))))||((u4.p23>=2)&&(!((u8.p67==0)||(u4.p26==1)))))
Read [invariant] property : DLCround-PT-03a-ReachabilityCardinality-10 with value :((u22.p82==0)||(u41.p101==1))
Read [reachable] property : DLCround-PT-03a-ReachabilityCardinality-11 with value :(u4.p23>=2)
Read [invariant] property : DLCround-PT-03a-ReachabilityCardinality-12 with value :((((u6.p47>=3)&&(u11.p71>=1))&&((u23.p83>=2)&&(u7.p56>=3)))||(!((u7.p55>=3)&&(u17.p77>=1))))
Read [invariant] property : DLCround-PT-03a-ReachabilityCardinality-13 with value :((!(u2.p14>=3))||((!(u33.p93>=3))||(!(u47.p107>=1))))
Read [invariant] property : DLCround-PT-03a-ReachabilityCardinality-14 with value :((!(((u5.p34==0)||(u4.p26==1))&&(u6.p43>=2)))||((u4.p25>=1)&&(u6.p42>=3)))
Read [invariant] property : DLCround-PT-03a-ReachabilityCardinality-15 with value :(((!((u4.p25==0)||(u4.p23==1)))||(((u3.p19==0)||(u24.p84==1))&&(u4.p22>=3)))||((u7.p56==0)||(u46.p106==1)))
built 89 ordering constraints for composite.
Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCround\_PT\_03a\_flat\_flat\_mod,2.401e+07,0.108861,5880,112,21,759,387,664,604,68,582,0
Total reachable state count : 24010001
Verifying 16 reachability properties.
Reachability property DLCround-PT-03a-ReachabilityCardinality-00 does not hold.
FORMULA DLCround-PT-03a-ReachabilityCardinality-00 FALSE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING USE_NUPN
No reachable states exhibit your property : DLCround-PT-03a-ReachabilityCardinality-00
Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCround-PT-03a-ReachabilityCardinality-00,0,0.110042,6272,1,0,759,387,678,604,77,582,94
Reachability property DLCround-PT-03a-ReachabilityCardinality-01 does not hold.
FORMULA DLCround-PT-03a-ReachabilityCardinality-01 FALSE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING USE_NUPN
No reachable states exhibit your property : DLCround-PT-03a-ReachabilityCardinality-01
Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCround-PT-03a-ReachabilityCardinality-01,0,0.110687,6292,1,0,759,387,697,604,81,582,94
Invariant property DLCround-PT-03a-ReachabilityCardinality-02 is true.
FORMULA DLCround-PT-03a-ReachabilityCardinality-02 TRUE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING USE_NUPN
Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCround-PT-03a-ReachabilityCardinality-02,0,0.111026,6292,1,0,759,387,701,604,81,582,128
Reachability property DLCround-PT-03a-ReachabilityCardinality-03 does not hold.
FORMULA DLCround-PT-03a-ReachabilityCardinality-03 FALSE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING USE_NUPN
No reachable states exhibit your property : DLCround-PT-03a-ReachabilityCardinality-03
Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCround-PT-03a-ReachabilityCardinality-03,0,0.111205,6292,1,0,759,387,703,604,82,582,128
Invariant property DLCround-PT-03a-ReachabilityCardinality-04 is true.
FORMULA DLCround-PT-03a-ReachabilityCardinality-04 TRUE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING USE_NUPN
Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCround-PT-03a-ReachabilityCardinality-04,0,0.111612,6292,1,0,759,387,707,604,82,582,164
Invariant property DLCround-PT-03a-ReachabilityCardinality-05 is true.
FORMULA DLCround-PT-03a-ReachabilityCardinality-05 TRUE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING USE_NUPN
Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCround-PT-03a-ReachabilityCardinality-05,0,0.112468,6292,1,0,759,387,720,604,86,582,352
Reachability property DLCround-PT-03a-ReachabilityCardinality-06 is true.
FORMULA DLCround-PT-03a-ReachabilityCardinality-06 TRUE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING USE_NUPN
Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCround-PT-03a-ReachabilityCardinality-06,277830,0.113652,6292,62,46,759,387,732,604,90,582,430
Reachability property DLCround-PT-03a-ReachabilityCardinality-07 does not hold.
FORMULA DLCround-PT-03a-ReachabilityCardinality-07 FALSE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING USE_NUPN
No reachable states exhibit your property : DLCround-PT-03a-ReachabilityCardinality-07
Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCround-PT-03a-ReachabilityCardinality-07,0,0.114518,6292,1,0,759,387,747,604,91,582,510
Invariant property DLCround-PT-03a-ReachabilityCardinality-08 is true.
FORMULA DLCround-PT-03a-ReachabilityCardinality-08 TRUE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING USE_NUPN
Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCround-PT-03a-ReachabilityCardinality-08,0,0.115175,6292,1,0,759,387,758,604,92,582,510
Reachability property DLCround-PT-03a-ReachabilityCardinality-09 does not hold.
FORMULA DLCround-PT-03a-ReachabilityCardinality-09 FALSE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING USE_NUPN
No reachable states exhibit your property : DLCround-PT-03a-ReachabilityCardinality-09
Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCround-PT-03a-ReachabilityCardinality-09,0,0.116441,6292,1,0,759,387,780,604,97,582,592
Invariant property DLCround-PT-03a-ReachabilityCardinality-10 is true.
FORMULA DLCround-PT-03a-ReachabilityCardinality-10 TRUE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING USE_NUPN
Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCround-PT-03a-ReachabilityCardinality-10,0,0.116802,6292,1,0,759,387,784,604,97,582,642
Reachability property DLCround-PT-03a-ReachabilityCardinality-11 does not hold.
FORMULA DLCround-PT-03a-ReachabilityCardinality-11 FALSE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING USE_NUPN
No reachable states exhibit your property : DLCround-PT-03a-ReachabilityCardinality-11
Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCround-PT-03a-ReachabilityCardinality-11,0,0.117275,6292,1,0,759,387,784,604,97,582,642
Invariant property DLCround-PT-03a-ReachabilityCardinality-12 is true.
FORMULA DLCround-PT-03a-ReachabilityCardinality-12 TRUE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING USE_NUPN
Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCround-PT-03a-ReachabilityCardinality-12,0,0.118053,6292,1,0,759,387,805,604,100,582,660
Invariant property DLCround-PT-03a-ReachabilityCardinality-13 is true.
FORMULA DLCround-PT-03a-ReachabilityCardinality-13 TRUE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING USE_NUPN
Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCround-PT-03a-ReachabilityCardinality-13,0,0.118629,6292,1,0,759,387,815,604,101,582,760
Invariant property DLCround-PT-03a-ReachabilityCardinality-14 is true.
FORMULA DLCround-PT-03a-ReachabilityCardinality-14 TRUE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING USE_NUPN
Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCround-PT-03a-ReachabilityCardinality-14,0,0.119357,6292,1,0,759,387,828,604,101,582,776
Invariant property DLCround-PT-03a-ReachabilityCardinality-15 is true.
FORMULA DLCround-PT-03a-ReachabilityCardinality-15 TRUE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING USE_NUPN
Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCround-PT-03a-ReachabilityCardinality-15,0,0.12063,6292,1,0,759,387,849,604,110,582,904
ITS tools runner thread asked to quit. Dying gracefully.
Running compilation step : CommandLine [args=[gcc, -c, -I/home/mcc/BenchKit//lts_install_dir//include, -I., -std=c99, -fPIC, -O3, model.c], workingDir=/home/mcc/execution]
WARNING : LTS min runner thread was asked to interrupt. Dying gracefully.
BK_STOP 1526638921411
--------------------
content from stderr:
+ export BINDIR=/home/mcc/BenchKit/
+ BINDIR=/home/mcc/BenchKit/
++ pwd
+ export MODEL=/home/mcc/execution
+ MODEL=/home/mcc/execution
+ /home/mcc/BenchKit//runeclipse.sh /home/mcc/execution ReachabilityCardinality -its -ltsminpath /home/mcc/BenchKit//lts_install_dir/ -smt
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ /home/mcc/BenchKit//itstools/its-tools -consoleLog -data /home/mcc/execution/workspace -pnfolder /home/mcc/execution -examination ReachabilityCardinality -z3path /home/mcc/BenchKit//z3/bin/z3 -yices2path /home/mcc/BenchKit//yices/bin/yices -its -ltsminpath /home/mcc/BenchKit//lts_install_dir/ -smt -vmargs -Dosgi.locking=none -Declipse.stateSaveDelayInterval=-1 -Dosgi.configuration.area=/tmp/.eclipse -Xss8m -Xms40m -Xmx8192m -Dfile.encoding=UTF-8 -Dosgi.requiredJavaVersion=1.6
May 18, 2018 10:21:58 AM fr.lip6.move.gal.application.Application start
INFO: Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, ReachabilityCardinality, -z3path, /home/mcc/BenchKit//z3/bin/z3, -yices2path, /home/mcc/BenchKit//yices/bin/yices, -its, -ltsminpath, /home/mcc/BenchKit//lts_install_dir/, -smt]
May 18, 2018 10:21:58 AM fr.lip6.move.gal.application.MccTranslator transformPNML
INFO: Parsing pnml file : /home/mcc/execution/model.pnml
May 18, 2018 10:21:58 AM fr.lip6.move.gal.nupn.PTNetReader loadFromXML
INFO: Load time of PNML (sax parser for PT used): 150 ms
May 18, 2018 10:21:58 AM fr.lip6.move.gal.pnml.togal.PTGALTransformer handlePage
INFO: Transformed 113 places.
May 18, 2018 10:21:58 AM fr.lip6.move.gal.pnml.togal.PTGALTransformer handlePage
INFO: Transformed 617 transitions.
May 18, 2018 10:21:58 AM fr.lip6.move.gal.pnml.togal.PnmlToGalTransformer transform
INFO: Found NUPN structural information;
May 18, 2018 10:21:58 AM fr.lip6.move.serialization.SerializationUtil systemToFile
INFO: Time to serialize gal into /home/mcc/execution/model.pnml.img.gal : 58 ms
May 18, 2018 10:21:59 AM fr.lip6.move.gal.instantiate.GALRewriter flatten
INFO: Flatten gal took : 344 ms
May 18, 2018 10:21:59 AM fr.lip6.move.gal.application.MccTranslator applyOrder
INFO: Applying decomposition
May 18, 2018 10:21:59 AM fr.lip6.move.gal.instantiate.CompositeBuilder decomposeWithOrder
INFO: Decomposing Gal with order
May 18, 2018 10:21:59 AM fr.lip6.move.gal.instantiate.GALRewriter flatten
INFO: Flatten gal took : 277 ms
May 18, 2018 10:21:59 AM fr.lip6.move.gal.instantiate.GALRewriter flatten
INFO: Flatten gal took : 215 ms
May 18, 2018 10:21:59 AM fr.lip6.move.gal.instantiate.CompositeBuilder rewriteArraysToAllowPartition
INFO: Rewriting arrays to variables to allow decomposition.
May 18, 2018 10:21:59 AM fr.lip6.move.gal.semantics.DeterministicNextBuilder getDeterministicNext
INFO: Input system was already deterministic with 617 transitions.
May 18, 2018 10:21:59 AM fr.lip6.move.gal.semantics.DeterministicNextBuilder getDeterministicNext
INFO: Input system was already deterministic with 617 transitions.
May 18, 2018 10:22:00 AM fr.lip6.move.gal.instantiate.Instantiator fuseIsomorphicEffects
INFO: Removed a total of 868 redundant transitions.
May 18, 2018 10:22:00 AM fr.lip6.move.serialization.SerializationUtil systemToFile
INFO: Time to serialize gal into /home/mcc/execution/ReachabilityCardinality.pnml.gal : 23 ms
May 18, 2018 10:22:00 AM fr.lip6.move.serialization.SerializationUtil serializePropertiesForITSTools
INFO: Time to serialize properties into /home/mcc/execution/ReachabilityCardinality.prop : 2 ms
May 18, 2018 10:22:00 AM org.smtlib.impl.Script execute
WARNING: Script execution failed on command (define-fun tr474 ((step Int)) Bool (trsrc474 (select s step) (select s (+ step 1)))) with error
May 18, 2018 10:22:00 AM org.smtlib.impl.Script execute
WARNING: Script execution failed on command (define-fun _enabledsrc__475 ((src (Array Int Int))) Bool (and (>= (select src 89) 1) (>= (select src 57) 1))) with error (error "Error writing to Z3 solver: java.io.IOException: Broken pipe")
May 18, 2018 10:22:00 AM org.smtlib.impl.Script execute
WARNING: Script execution failed on command (define-fun _enabledsrc__501 ((src (Array Int Int))) Bool (and (>= (select src 97) 1) (>= (select src 67) 1))) with error (error "Error writing to Z3 solver: java.io.IOException: Broken pipe")
Skipping mayMatrices nes/nds Error when declaring system variables to SMT solver.(error "Error writing to Z3 solver: java.io.IOException: Broken pipe")
java.lang.RuntimeException: Error when declaring system variables to SMT solver.(error "Error writing to Z3 solver: java.io.IOException: Broken pipe")
at fr.lip6.move.gal.gal2smt.bmc.NextBMCSolver.init(NextBMCSolver.java:93)
at fr.lip6.move.gal.gal2smt.smt.ISMTSolver.init(ISMTSolver.java:17)
at fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd.checkProperties(Gal2SMTFrontEnd.java:94)
at fr.lip6.move.gal.application.SMTRunner$2.run(SMTRunner.java:110)
at java.lang.Thread.run(Thread.java:748)
java.lang.RuntimeException: Error when declaring system variables to SMT solver.(error "Error writing to Z3 solver: java.io.IOException: Broken pipe")
at fr.lip6.move.gal.gal2smt.bmc.NextBMCSolver.init(NextBMCSolver.java:93)
at fr.lip6.move.gal.gal2smt.bmc.KInductionSolver.init(KInductionSolver.java:59)
at fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver.init(NecessaryEnablingsolver.java:71)
at fr.lip6.move.gal.gal2pins.Gal2PinsTransformerNext.printLabels(Gal2PinsTransformerNext.java:471)
at fr.lip6.move.gal.gal2pins.Gal2PinsTransformerNext.printDependencyMatrix(Gal2PinsTransformerNext.java:209)
at fr.lip6.move.gal.gal2pins.Gal2PinsTransformerNext.buildBodyFile(Gal2PinsTransformerNext.java:85)
at fr.lip6.move.gal.gal2pins.Gal2PinsTransformerNext.transform(Gal2PinsTransformerNext.java:830)
at fr.lip6.move.gal.application.LTSminRunner$1.run(LTSminRunner.java:71)
at java.lang.Thread.run(Thread.java:748)
May 18, 2018 10:22:00 AM fr.lip6.move.gal.gal2pins.Gal2PinsTransformerNext transform
INFO: Built C files in 864ms conformant to PINS in folder :/home/mcc/execution
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCround-PT-03a"
export BK_EXAMINATION="ReachabilityCardinality"
export BK_TOOL="itstools"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
tar xzf /home/mcc/BenchKit/INPUTS/DLCround-PT-03a.tgz
mv DLCround-PT-03a execution
cd execution
pwd
ls -lh
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-3637"
echo " Executing tool itstools"
echo " Input is DLCround-PT-03a, examination is ReachabilityCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r068-smll-152649741000005"
echo "====================================================================="
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "ReachabilityCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "ReachabilityCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "ReachabilityCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property ReachabilityCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "ReachabilityCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;