Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Waiting for the VM to be ready (probing ssh)
.........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
/home/mcc/execution
total 7.0M
-rw-r--r-- 1 mcc users 3.8K May 15 18:54 CTLCardinality.txt
-rw-r--r-- 1 mcc users 22K May 15 18:54 CTLCardinality.xml
-rw-r--r-- 1 mcc users 2.5K May 15 18:54 CTLFireability.txt
-rw-r--r-- 1 mcc users 16K May 15 18:54 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.0K May 15 18:50 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.0K May 15 18:50 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 2.6K May 15 18:54 LTLCardinality.txt
-rw-r--r-- 1 mcc users 13K May 15 18:54 LTLCardinality.xml
-rw-r--r-- 1 mcc users 1.8K May 15 18:54 LTLFireability.txt
-rw-r--r-- 1 mcc users 7.8K May 15 18:54 LTLFireability.xml
-rw-r--r-- 1 mcc users 3.5K May 15 18:54 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 18K May 15 18:54 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 107 May 15 18:54 ReachabilityDeadlock.txt
-rw-r--r-- 1 mcc users 345 May 15 18:54 ReachabilityDeadlock.xml
-rw-r--r-- 1 mcc users 2.6K May 15 18:54 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 15K May 15 18:54 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K May 15 18:54 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K May 15 18:54 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 15 18:50 equiv_col
-rw-r--r-- 1 mcc users 3 May 15 18:50 instance
-rw-r--r-- 1 mcc users 6 May 15 18:50 iscolored
-rw-r--r-- 1 mcc users 6.9M May 15 18:50 model.pnml
=====================================================================
Generated by BenchKit 2-3637
Executing tool irma4mcc-structural
Input is DLCshifumi-PT-6a, examination is CTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r067-smll-152649739800213
=====================================================================

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME DLCshifumi-PT-6a-CTLCardinality-00
FORMULA_NAME DLCshifumi-PT-6a-CTLCardinality-01
FORMULA_NAME DLCshifumi-PT-6a-CTLCardinality-02
FORMULA_NAME DLCshifumi-PT-6a-CTLCardinality-03
FORMULA_NAME DLCshifumi-PT-6a-CTLCardinality-04
FORMULA_NAME DLCshifumi-PT-6a-CTLCardinality-05
FORMULA_NAME DLCshifumi-PT-6a-CTLCardinality-06
FORMULA_NAME DLCshifumi-PT-6a-CTLCardinality-07
FORMULA_NAME DLCshifumi-PT-6a-CTLCardinality-08
FORMULA_NAME DLCshifumi-PT-6a-CTLCardinality-09
FORMULA_NAME DLCshifumi-PT-6a-CTLCardinality-10
FORMULA_NAME DLCshifumi-PT-6a-CTLCardinality-11
FORMULA_NAME DLCshifumi-PT-6a-CTLCardinality-12
FORMULA_NAME DLCshifumi-PT-6a-CTLCardinality-13
FORMULA_NAME DLCshifumi-PT-6a-CTLCardinality-14
FORMULA_NAME DLCshifumi-PT-6a-CTLCardinality-15

=== Now, execution of the tool begins

BK_START 1526658364586


BK_STOP 1526658449823

--------------------
content from stderr:

Prefix is 75f5f979.
Reading known information in /usr/share/mcc4mcc/75f5f979-known.json.
Reading learned information in /usr/share/mcc4mcc/75f5f979-learned.json.
Reading value translations in /usr/share/mcc4mcc/75f5f979-values.json.
Using directory /home/mcc/execution for input, as it contains a model.pnml file.
Using DLCshifumi-PT-6a as instance name.
Using DLCshifumi as model name.
Using algorithm or tool bmdt.
Model characteristics are: {'Examination': 'CTLCardinality', 'Place/Transition': True, 'Colored': False, 'Relative-Time': 1, 'Relative-Memory': 1, 'Ordinary': True, 'Simple Free Choice': False, 'Extended Free Choice': False, 'State Machine': False, 'Marked Graph': False, 'Connected': True, 'Strongly Connected': False, 'Source Place': True, 'Sink Place': False, 'Source Transition': False, 'Sink Transition': False, 'Loop Free': None, 'Conservative': False, 'Sub-Conservative': False, 'Nested Units': True, 'Safe': True, 'Deadlock': None, 'Reversible': None, 'Quasi Live': None, 'Live': None}.
Known tools are: [{'Time': 121643, 'Memory': 2443.22, 'Tool': 'marcie'}, {'Time': 123857, 'Memory': 2443.32, 'Tool': 'marcie'}, {'Time': 1661746, 'Memory': 15935.02, 'Tool': 'lola'}, {'Time': 2504143, 'Memory': 15936.42, 'Tool': 'lola'}, {'Time': 2724973, 'Memory': 8355, 'Tool': 'itstools'}, {'Time': 2759039, 'Memory': 8339.4, 'Tool': 'itstools'}].
Learned tools are: [{'Tool': 'lola'}].
Learned tool lola is 13.660843616155471x far from the best tool marcie.
CTLCardinality marcie DLCshifumi-PT-6a...
timeout --kill-after=10s --signal=SIGINT 1m for testing only
check for maximal unmarked siphon

Marcie rev. 8852M (built: crohr on 2017-05-03)
A model checker for Generalized Stochastic Petri nets

authors: Alex Tovchigrechko (IDD package and CTL model checking)

Martin Schwarick (Symbolic numerical analysis and CSL model checking)

Christian Rohr (Simulative and approximative numerical model checking)

marcie@informatik.tu-cottbus.de

called as: marcie --net-file=model.pnml --mcc-file=CTLCardinality.xml --memory=6

parse successfull
net created successfully

Net: DLCshifumi_PT_6a
(NrP: 3568 NrTr: 25936 NrArc: 101182)

ok
check for constant places
ok
parse formulas
formulas created successfully
place and transition orderings generation:0m 0.082sec
check if there are places and transitions
ok
check if there are transitions without pre-places

ok
check if at least one transition is enabled in m0
ok
check if there are transitions that can never fire
ok

net check time: 0m 0.019sec

init dd package: 0m 1.583sec


RS generation: 0m11.898sec


-> reachability set: #nodes 3568 (3.6e+03) #states 44,971,908,938,350,550,203,690,037,845,046,502,858,910,712,208,821,747,267,590,169,606,165,280,652,717,530,801,503,529,268,103,662,016,668,696,336,336,122,037,734,100,478,204,746,341,255,232,210,040,244,343,000,001 (160)



starting MCC model checker
--------------------------

checking: AG [EF [2<=p641]]
normalized: ~ [E [true U ~ [E [true U 2<=p641]]]]

abstracting: (2<=p641)
states: 0
-> the formula is FALSE

FORMULA DLCshifumi-PT-6a-CTLCardinality-05 FALSE TECHNIQUES SEQUENTIAL_PROCESSING DECISION_DIAGRAMS UNFOLDING_TO_PT

MC time: 0m11.295sec

checking: AF [AG [3<=p1007]]
normalized: ~ [EG [E [true U ~ [3<=p1007]]]]

abstracting: (3<=p1007)
states: 0

EG iterations: 0
-> the formula is FALSE

FORMULA DLCshifumi-PT-6a-CTLCardinality-10 FALSE TECHNIQUES SEQUENTIAL_PROCESSING DECISION_DIAGRAMS UNFOLDING_TO_PT

MC time: 0m 0.133sec

checking: EX [AF [~ [p1257<=p1702]]]
normalized: EX [~ [EG [p1257<=p1702]]]

abstracting: (p1257<=p1702)
states: 44,971,908,938,350,550,203,690,037,845,046,502,858,910,712,208,821,747,267,590,169,606,165,280,652,717,530,801,503,529,268,103,662,016,668,696,336,336,122,037,734,100,478,204,746,341,255,232,210,040,244,343,000,001 (160)

EG iterations: 0
.-> the formula is FALSE

FORMULA DLCshifumi-PT-6a-CTLCardinality-04 FALSE TECHNIQUES SEQUENTIAL_PROCESSING DECISION_DIAGRAMS UNFOLDING_TO_PT

MC time: 0m 0.110sec

checking: AG [[EF [1<=p1221] | 2<=p1705]]
normalized: ~ [E [true U ~ [[2<=p1705 | E [true U 1<=p1221]]]]]

abstracting: (1<=p1221)
states: 6,424,558,419,764,364,314,812,862,549,292,357,551,272,958,886,974,535,323,941,452,800,880,754,378,959,647,257,357,647,038,300,523,145,238,385,190,905,160,291,104,871,496,886,392,334,465,033,172,862,892,049,000,000 (159)
abstracting: (2<=p1705)
states: 0
-> the formula is TRUE

FORMULA DLCshifumi-PT-6a-CTLCardinality-06 TRUE TECHNIQUES SEQUENTIAL_PROCESSING DECISION_DIAGRAMS UNFOLDING_TO_PT

MC time: 0m10.060sec

checking: E [EF [1<=p1148] U AG [1<=p854]]
normalized: E [E [true U 1<=p1148] U ~ [E [true U ~ [1<=p854]]]]

abstracting: (1<=p854)
states: 6,424,558,419,764,364,314,812,862,549,292,357,551,272,958,886,974,535,323,941,452,800,880,754,378,959,647,257,357,647,038,300,523,145,238,385,190,905,160,291,104,871,496,886,392,334,465,033,172,862,892,049,000,000 (159)
abstracting: (1<=p1148)
states: 6,424,558,419,764,364,314,812,862,549,292,357,551,272,958,886,974,535,323,941,452,800,880,754,378,959,647,257,357,647,038,300,523,145,238,385,190,905,160,291,104,871,496,886,392,334,465,033,172,862,892,049,000,000 (159)
-> the formula is FALSE

FORMULA DLCshifumi-PT-6a-CTLCardinality-13 FALSE TECHNIQUES SEQUENTIAL_PROCESSING DECISION_DIAGRAMS UNFOLDING_TO_PT

MC time: 0m 8.053sec

checking: EG [E [p2238<=p1673 U p1572<=p2942]]
normalized: EG [E [p2238<=p1673 U p1572<=p2942]]

abstracting: (p1572<=p2942)
states: 44,971,908,938,350,550,203,690,037,845,046,502,858,910,712,208,821,747,267,590,169,606,165,280,652,717,530,801,503,529,268,103,662,016,668,696,336,336,122,037,734,100,478,204,746,341,255,232,210,040,244,343,000,001 (160)
abstracting: (p2238<=p1673)
states: 44,971,908,938,350,550,203,690,037,845,046,502,858,910,712,208,821,747,267,590,169,606,165,280,652,717,530,801,503,529,268,103,662,016,668,696,336,336,122,037,734,100,478,204,746,341,255,232,210,040,244,343,000,001 (160)

EG iterations: 0
-> the formula is TRUE

FORMULA DLCshifumi-PT-6a-CTLCardinality-09 TRUE TECHNIQUES SEQUENTIAL_PROCESSING DECISION_DIAGRAMS UNFOLDING_TO_PT

MC time: 0m 0.151sec

checking: AG [E [p3434<=p767 U p1333<=p1580]]
normalized: ~ [E [true U ~ [E [p3434<=p767 U p1333<=p1580]]]]

abstracting: (p1333<=p1580)
states: 44,971,908,938,350,550,203,690,037,845,046,502,858,910,712,208,821,747,267,590,169,606,165,280,652,717,530,801,503,529,268,103,662,016,668,696,336,336,122,037,734,100,478,204,746,341,255,232,210,040,244,343,000,001 (160)
abstracting: (p3434<=p767)
states: 6,424,558,419,764,364,314,812,862,549,292,357,551,272,958,886,974,535,323,941,452,800,880,754,378,959,647,257,357,647,038,300,523,145,238,385,190,905,160,291,104,871,496,886,392,334,465,033,172,862,892,049,000,001 (159)
-> the formula is TRUE

FORMULA DLCshifumi-PT-6a-CTLCardinality-14 TRUE TECHNIQUES SEQUENTIAL_PROCESSING DECISION_DIAGRAMS UNFOLDING_TO_PT

MC time: 0m 0.263sec

checking: EG [[[~ [3<=p1712] & p1518<=p2112] & EG [p1770<=p2356]]]
normalized: EG [[EG [p1770<=p2356] & [p1518<=p2112 & ~ [3<=p1712]]]]

abstracting: (3<=p1712)
states: 0
abstracting: (p1518<=p2112)
states: 44,971,908,938,350,550,203,690,037,845,046,502,858,910,712,208,821,747,267,590,169,606,165,280,652,717,530,801,503,529,268,103,662,016,668,696,336,336,122,037,734,100,478,204,746,341,255,232,210,040,244,343,000,001 (160)
abstracting: (p1770<=p2356)
states: 44,971,908,938,350,550,203,690,037,845,046,502,858,910,712,208,821,747,267,590,169,606,165,280,652,717,530,801,503,529,268,103,662,016,668,696,336,336,122,037,734,100,478,204,746,341,255,232,210,040,244,343,000,001 (160)

EG iterations: 0

EG iterations: 0
-> the formula is TRUE

FORMULA DLCshifumi-PT-6a-CTLCardinality-15 TRUE TECHNIQUES SEQUENTIAL_PROCESSING DECISION_DIAGRAMS UNFOLDING_TO_PT

MC time: 0m 0.029sec

checking: [3<=p1024 | [E [p3563<=p2234 U 1<=p1013] & AF [~ [p2476<=p2141]]]]
normalized: [3<=p1024 | [E [p3563<=p2234 U 1<=p1013] & ~ [EG [p2476<=p2141]]]]

abstracting: (p2476<=p2141)
states: 44,971,908,938,350,550,203,690,037,845,046,502,858,910,712,208,821,747,267,590,169,606,165,280,652,717,530,801,503,529,268,103,662,016,668,696,336,336,122,037,734,100,478,204,746,341,255,232,210,040,244,343,000,001 (160)

EG iterations: 0
abstracting: (1<=p1013)
states: 6,424,558,419,764,364,314,812,862,549,292,357,551,272,958,886,974,535,323,941,452,800,880,754,378,959,647,257,357,647,038,300,523,145,238,385,190,905,160,291,104,871,496,886,392,334,465,033,172,862,892,049,000,000 (159)
abstracting: (p3563<=p2234)
states: 44,971,908,938,350,550,203,690,037,845,046,502,858,910,712,208,821,747,267,590,169,606,165,280,652,717,530,801,503,529,268,103,662,016,668,696,336,336,122,037,734,100,478,204,746,341,255,232,210,040,244,343,000,001 (160)

after gc: zbdd nodes used:8550, unused:18741450abstracting: (3<=p1024)
states: 0
-> the formula is FALSE

FORMULA DLCshifumi-PT-6a-CTLCardinality-11 FALSE TECHNIQUES SEQUENTIAL_PROCESSING DECISION_DIAGRAMS UNFOLDING_TO_PT

MC time: 0m25.880sec

checking: AF [[~ [3<=p457] & [[2<=p2041 | p1713<=p2414] & [p207<=p3491 & 2<=p833]]]]
normalized: ~ [EG [~ [[[[p207<=p3491 & 2<=p833] & [2<=p2041 | p1713<=p2414]] & ~ [3<=p457]]]]]

abstracting: (3<=p457)
states: 0
abstracting: (p1713<=p2414)
states: 44,971,908,938,350,550,203,690,037,845,046,502,858,910,712,208,821,747,267,590,169,606,165,280,652,717,530,801,503,529,268,103,662,016,668,696,336,336,122,037,734,100,478,204,746,341,255,232,210,040,244,343,000,001 (160)
abstracting: (2<=p2041)
states: 0
abstracting: (2<=p833)
states: 0
abstracting: (p207<=p3491)
states: 44,971,908,938,350,550,203,690,037,845,046,502,858,910,712,208,821,747,267,590,169,606,165,280,652,717,530,801,503,529,268,103,662,016,668,696,336,336,122,037,734,100,478,204,746,341,255,232,210,040,244,343,000,001 (160)

EG iterations: 0
-> the formula is FALSE

FORMULA DLCshifumi-PT-6a-CTLCardinality-00 FALSE TECHNIQUES SEQUENTIAL_PROCESSING DECISION_DIAGRAMS UNFOLDING_TO_PT

MC time: 0m 0.049sec

checking: ~ [[AF [~ [p3380<=p3229]] | [~ [p1512<=p626] | ~ [[p2645<=p3281 | 2<=p2173]]]]]
normalized: ~ [[[~ [p1512<=p626] | ~ [[p2645<=p3281 | 2<=p2173]]] | ~ [EG [p3380<=p3229]]]]

abstracting: (p3380<=p3229)
states: 44,971,908,938,350,550,203,690,037,845,046,502,858,910,712,208,821,747,267,590,169,606,165,280,652,717,530,801,503,529,268,103,662,016,668,696,336,336,122,037,734,100,478,204,746,341,255,232,210,040,244,343,000,001 (160)

EG iterations: 0
abstracting: (2<=p2173)
states: 0
abstracting: (p2645<=p3281)
states: 44,971,908,938,350,550,203,690,037,845,046,502,858,910,712,208,821,747,267,590,169,606,165,280,652,717,530,801,503,529,268,103,662,016,668,696,336,336,122,037,734,100,478,204,746,341,255,232,210,040,244,343,000,001 (160)
abstracting: (p1512<=p626)
states: 6,424,558,419,764,364,314,812,862,549,292,357,551,272,958,886,974,535,323,941,452,800,880,754,378,959,647,257,357,647,038,300,523,145,238,385,190,905,160,291,104,871,496,886,392,334,465,033,172,862,892,049,000,001 (159)
-> the formula is TRUE

FORMULA DLCshifumi-PT-6a-CTLCardinality-08 TRUE TECHNIQUES SEQUENTIAL_PROCESSING DECISION_DIAGRAMS UNFOLDING_TO_PT

MC time: 0m 0.046sec

checking: E [AF [3<=p1261] U [[p1337<=p3353 | p1842<=p2215] & ~ [p1477<=p2682]]]
normalized: E [~ [EG [~ [3<=p1261]]] U [[p1337<=p3353 | p1842<=p2215] & ~ [p1477<=p2682]]]

abstracting: (p1477<=p2682)
states: 44,971,908,938,350,550,203,690,037,845,046,502,858,910,712,208,821,747,267,590,169,606,165,280,652,717,530,801,503,529,268,103,662,016,668,696,336,336,122,037,734,100,478,204,746,341,255,232,210,040,244,343,000,001 (160)
abstracting: (p1842<=p2215)
states: 44,971,908,938,350,550,203,690,037,845,046,502,858,910,712,208,821,747,267,590,169,606,165,280,652,717,530,801,503,529,268,103,662,016,668,696,336,336,122,037,734,100,478,204,746,341,255,232,210,040,244,343,000,001 (160)
abstracting: (p1337<=p3353)
states: 44,971,908,938,350,550,203,690,037,845,046,502,858,910,712,208,821,747,267,590,169,606,165,280,652,717,530,801,503,529,268,103,662,016,668,696,336,336,122,037,734,100,478,204,746,341,255,232,210,040,244,343,000,001 (160)
abstracting: (3<=p1261)
states: 0

EG iterations: 0
-> the formula is FALSE

FORMULA DLCshifumi-PT-6a-CTLCardinality-12 FALSE TECHNIQUES SEQUENTIAL_PROCESSING DECISION_DIAGRAMS UNFOLDING_TO_PT

MC time: 0m 0.154sec

checking: AF [[p3373<=p586 & [[2<=p2559 & p937<=p3261] | [2<=p2552 & p153<=p2234]]]]
normalized: ~ [EG [~ [[p3373<=p586 & [[2<=p2559 & p937<=p3261] | [2<=p2552 & p153<=p2234]]]]]]

abstracting: (p153<=p2234)
states: 44,971,908,938,350,550,203,690,037,845,046,502,858,910,712,208,821,747,267,590,169,606,165,280,652,717,530,801,503,529,268,103,662,016,668,696,336,336,122,037,734,100,478,204,746,341,255,232,210,040,244,343,000,001 (160)
abstracting: (2<=p2552)
states: 0
abstracting: (p937<=p3261)
states: 44,971,908,938,350,550,203,690,037,845,046,502,858,910,712,208,821,747,267,590,169,606,165,280,652,717,530,801,503,529,268,103,662,016,668,696,336,336,122,037,734,100,478,204,746,341,255,232,210,040,244,343,000,001 (160)
abstracting: (2<=p2559)
states: 0
abstracting: (p3373<=p586)
states: 6,424,558,419,764,364,314,812,862,549,292,357,551,272,958,886,974,535,323,941,452,800,880,754,378,959,647,257,357,647,038,300,523,145,238,385,190,905,160,291,104,871,496,886,392,334,465,033,172,862,892,049,000,001 (159)

EG iterations: 0
-> the formula is FALSE

FORMULA DLCshifumi-PT-6a-CTLCardinality-02 FALSE TECHNIQUES SEQUENTIAL_PROCESSING DECISION_DIAGRAMS UNFOLDING_TO_PT

MC time: 0m 0.051sec

checking: E [[[3<=p812 | p243<=p355] & [p2166<=p1313 | p891<=p641]] U EG [3<=p3300]]
normalized: E [[[p2166<=p1313 | p891<=p641] & [3<=p812 | p243<=p355]] U EG [3<=p3300]]

abstracting: (3<=p3300)
states: 0
.
EG iterations: 1
abstracting: (p243<=p355)
states: 39,465,144,578,552,523,648,136,155,659,938,767,814,962,461,734,272,145,561,354,638,633,981,776,899,323,547,438,054,117,520,988,927,892,178,651,886,988,841,788,215,639,195,159,267,197,428,060,919,014,908,301,000,001 (160)
abstracting: (3<=p812)
states: 0
abstracting: (p891<=p641)
states: 39,465,144,578,552,523,648,136,155,659,938,767,814,962,461,734,272,145,561,354,638,633,981,776,899,323,547,438,054,117,520,988,927,892,178,651,886,988,841,788,215,639,195,159,267,197,428,060,919,014,908,301,000,001 (160)
abstracting: (p2166<=p1313)
states: 4,497,190,893,835,055,020,369,003,784,504,650,285,891,071,220,882,174,726,759,016,960,616,528,065,271,753,080,150,352,926,810,366,201,666,869,633,633,612,203,773,410,047,820,474,634,125,523,221,004,024,434,300,001 (159)
-> the formula is FALSE

FORMULA DLCshifumi-PT-6a-CTLCardinality-03 FALSE TECHNIQUES SEQUENTIAL_PROCESSING DECISION_DIAGRAMS UNFOLDING_TO_PT

MC time: 0m 1.138sec

checking: [[EG [[p1649<=p3315 & 2<=p1096]] | EG [~ [3<=p1991]]] | EG [[[1<=p1687 & p2917<=p110] | p3510<=p917]]]
normalized: [EG [[p3510<=p917 | [1<=p1687 & p2917<=p110]]] | [EG [~ [3<=p1991]] | EG [[p1649<=p3315 & 2<=p1096]]]]

abstracting: (2<=p1096)
states: 0
abstracting: (p1649<=p3315)
states: 44,971,908,938,350,550,203,690,037,845,046,502,858,910,712,208,821,747,267,590,169,606,165,280,652,717,530,801,503,529,268,103,662,016,668,696,336,336,122,037,734,100,478,204,746,341,255,232,210,040,244,343,000,001 (160)
.
EG iterations: 1
abstracting: (3<=p1991)
states: 0

EG iterations: 0
abstracting: (p2917<=p110)
states: 6,424,558,419,764,364,314,812,862,549,292,357,551,272,958,886,974,535,323,941,452,800,880,754,378,959,647,257,357,647,038,300,523,145,238,385,190,905,160,291,104,871,496,886,392,334,465,033,172,862,892,049,000,001 (159)
abstracting: (1<=p1687)
states: 44,971,908,938,350,550,203,690,037,845,046,502,858,910,712,208,821,747,267,590,169,606,165,280,652,717,530,801,503,529,268,103,662,016,668,696,336,336,122,037,734,100,478,204,746,341,255,232,210,040,244,343,000,000 (160)
abstracting: (p3510<=p917)
states: 6,424,558,419,764,364,314,812,862,549,292,357,551,272,958,886,974,535,323,941,452,800,880,754,378,959,647,257,357,647,038,300,523,145,238,385,190,905,160,291,104,871,496,886,392,334,465,033,172,862,892,049,000,001 (159)
.
EG iterations: 1
-> the formula is TRUE

FORMULA DLCshifumi-PT-6a-CTLCardinality-07 TRUE TECHNIQUES SEQUENTIAL_PROCESSING DECISION_DIAGRAMS UNFOLDING_TO_PT

MC time: 0m 6.398sec

checking: [[E [p2932<=p739 U p305<=p3434] & [[2<=p251 | [2<=p1718 & p1651<=p1455]] & EG [2<=p1391]]] | EF [EX [3<=p733]]]
normalized: [E [true U EX [3<=p733]] | [E [p2932<=p739 U p305<=p3434] & [EG [2<=p1391] & [2<=p251 | [2<=p1718 & p1651<=p1455]]]]]

abstracting: (p1651<=p1455)
states: 44,971,908,938,350,550,203,690,037,845,046,502,858,910,712,208,821,747,267,590,169,606,165,280,652,717,530,801,503,529,268,103,662,016,668,696,336,336,122,037,734,100,478,204,746,341,255,232,210,040,244,343,000,001 (160)
abstracting: (2<=p1718)
states: 0
abstracting: (2<=p251)
states: 0
abstracting: (2<=p1391)
states: 0
.
EG iterations: 1
abstracting: (p305<=p3434)
states: 44,971,908,938,350,550,203,690,037,845,046,502,858,910,712,208,821,747,267,590,169,606,165,280,652,717,530,801,503,529,268,103,662,016,668,696,336,336,122,037,734,100,478,204,746,341,255,232,210,040,244,343,000,001 (160)
abstracting: (p2932<=p739)
states: 6,424,558,419,764,364,314,812,862,549,292,357,551,272,958,886,974,535,323,941,452,800,880,754,378,959,647,257,357,647,038,300,523,145,238,385,190,905,160,291,104,871,496,886,392,334,465,033,172,862,892,049,000,001 (159)
abstracting: (3<=p733)
states: 0
.-> the formula is FALSE

FORMULA DLCshifumi-PT-6a-CTLCardinality-01 FALSE TECHNIQUES SEQUENTIAL_PROCESSING DECISION_DIAGRAMS UNFOLDING_TO_PT

MC time: 0m 0.120sec

totally nodes used: 19938369(2.0e+07)
number of garbage collections: 1
fire ops cache: hits/miss/sum: 191537492 298583193 490120685
used/not used/entry size/cache size: 50895002 16213862 16 1024MB
basic ops cache: hits/miss/sum: 17274947 19718189 36993136
used/not used/entry size/cache size: 11985458 4791758 12 192MB
unary ops cache: hits/miss/sum: 0 0 0
used/not used/entry size/cache size: 0 8388608 8 64MB
abstract ops cache: hits/miss/sum: 0 0 0
used/not used/entry size/cache size: 0 8388608 12 96MB
state nr cache: hits/miss/sum: 11323 17635 28958
used/not used/entry size/cache size: 9071 2088081 32 64MB
max state cache: hits/miss/sum: 0 0 0
used/not used/entry size/cache size: 0 8388608 32 256MB
uniqueHash elements/entry size/size: 67108864 4 256MB
0 57323744
1 9038193
2 708569
3 36884
4 1434
5 40
6 0
7 0
8 0
9 0
>= 10 0

Total processing time: 1m20.559sec

.........................

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCshifumi-PT-6a"
export BK_EXAMINATION="CTLCardinality"
export BK_TOOL="irma4mcc-structural"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

tar xzf /home/mcc/BenchKit/INPUTS/DLCshifumi-PT-6a.tgz
mv DLCshifumi-PT-6a execution
cd execution
pwd
ls -lh

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-3637"
echo " Executing tool irma4mcc-structural"
echo " Input is DLCshifumi-PT-6a, examination is CTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r067-smll-152649739800213"
echo "====================================================================="
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;