Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Waiting for the VM to be ready (probing ssh)
.................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
/home/mcc/execution
total 5.3M
-rw-r--r-- 1 mcc users 3.4K May 15 18:54 CTLCardinality.txt
-rw-r--r-- 1 mcc users 19K May 15 18:54 CTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K May 15 18:54 CTLFireability.txt
-rw-r--r-- 1 mcc users 14K May 15 18:54 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.0K May 15 18:50 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.0K May 15 18:50 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 2.4K May 15 18:54 LTLCardinality.txt
-rw-r--r-- 1 mcc users 11K May 15 18:54 LTLCardinality.xml
-rw-r--r-- 1 mcc users 1.9K May 15 18:54 LTLFireability.txt
-rw-r--r-- 1 mcc users 9.9K May 15 18:54 LTLFireability.xml
-rw-r--r-- 1 mcc users 3.9K May 15 18:54 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 20K May 15 18:54 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 107 May 15 18:54 ReachabilityDeadlock.txt
-rw-r--r-- 1 mcc users 345 May 15 18:54 ReachabilityDeadlock.xml
-rw-r--r-- 1 mcc users 2.6K May 15 18:54 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 15K May 15 18:54 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K May 15 18:54 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K May 15 18:54 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 15 18:50 equiv_col
-rw-r--r-- 1 mcc users 3 May 15 18:50 instance
-rw-r--r-- 1 mcc users 6 May 15 18:50 iscolored
-rw-r--r-- 1 mcc users 5.1M May 15 18:50 model.pnml
=====================================================================
Generated by BenchKit 2-3637
Executing tool irma4mcc-structural
Input is DLCshifumi-PT-4b, examination is CTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r067-smll-152649739700192
=====================================================================

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME DLCshifumi-PT-4b-CTLCardinality-00
FORMULA_NAME DLCshifumi-PT-4b-CTLCardinality-01
FORMULA_NAME DLCshifumi-PT-4b-CTLCardinality-02
FORMULA_NAME DLCshifumi-PT-4b-CTLCardinality-03
FORMULA_NAME DLCshifumi-PT-4b-CTLCardinality-04
FORMULA_NAME DLCshifumi-PT-4b-CTLCardinality-05
FORMULA_NAME DLCshifumi-PT-4b-CTLCardinality-06
FORMULA_NAME DLCshifumi-PT-4b-CTLCardinality-07
FORMULA_NAME DLCshifumi-PT-4b-CTLCardinality-08
FORMULA_NAME DLCshifumi-PT-4b-CTLCardinality-09
FORMULA_NAME DLCshifumi-PT-4b-CTLCardinality-10
FORMULA_NAME DLCshifumi-PT-4b-CTLCardinality-11
FORMULA_NAME DLCshifumi-PT-4b-CTLCardinality-12
FORMULA_NAME DLCshifumi-PT-4b-CTLCardinality-13
FORMULA_NAME DLCshifumi-PT-4b-CTLCardinality-14
FORMULA_NAME DLCshifumi-PT-4b-CTLCardinality-15

=== Now, execution of the tool begins

BK_START 1526656219775


BK_STOP 1526656461570

--------------------
content from stderr:

Prefix is 75f5f979.
Reading known information in /usr/share/mcc4mcc/75f5f979-known.json.
Reading learned information in /usr/share/mcc4mcc/75f5f979-learned.json.
Reading value translations in /usr/share/mcc4mcc/75f5f979-values.json.
Using directory /home/mcc/execution for input, as it contains a model.pnml file.
Using DLCshifumi-PT-4b as instance name.
Using DLCshifumi as model name.
Using algorithm or tool bmdt.
Model characteristics are: {'Examination': 'CTLCardinality', 'Place/Transition': True, 'Colored': False, 'Relative-Time': 1, 'Relative-Memory': 1, 'Ordinary': True, 'Simple Free Choice': False, 'Extended Free Choice': False, 'State Machine': False, 'Marked Graph': False, 'Connected': True, 'Strongly Connected': False, 'Source Place': True, 'Sink Place': False, 'Source Transition': False, 'Sink Transition': False, 'Loop Free': None, 'Conservative': False, 'Sub-Conservative': False, 'Nested Units': True, 'Safe': True, 'Deadlock': None, 'Reversible': None, 'Quasi Live': None, 'Live': None}.
Known tools are: [{'Time': 2592751, 'Memory': 3822.02, 'Tool': 'lola'}, {'Time': 2594985, 'Memory': 3809.82, 'Tool': 'lola'}].
Learned tools are: [{'Tool': 'lola'}].
Learned tool lola is 1.0x far from the best tool lola.
CTLCardinality lola DLCshifumi-PT-4b...
----- Start make prepare stderr -----

Time: 3600 - MCC
----- Start make prepare stdout -----
===========================================================================================
DLCshifumi-PT-4b: translating PT Petri net model.pnml into LoLA format
===========================================================================================
translating PT Petri net complete


checking for too many tokens
===========================================================================================
DLCshifumi-PT-4b: translating PT formula CTLCardinality into LoLA format
===========================================================================================
translating formula complete
touch formulae;
----- Start make result stdout -----
----- Start make result stderr -----
CTLCardinality @ DLCshifumi-PT-4b @ 3539 seconds
Makefile:222: recipe for target 'verify' failed
----- Start make result stdout -----
make: [verify] Error 134 (ignored)
----- Start make result stderr -----
lola: LoLA will run for 3539 seconds at most (--timelimit)
lola: NET
lola: reading net from model.pnml.lola
lola: finished parsing
lola: closed net file model.pnml.lola
lola: 36356/65536 symbol table entries, 13849 collisions
lola: preprocessing...
lola: finding significant places
lola: 15015 places, 21341 transitions, 14324 significant places
lola: computing forward-conflicting sets
lola: computing back-conflicting sets
lola: 28617 transition conflict sets
lola: TASK
lola: reading formula from DLCshifumi-PT-4b-CTLCardinality.task
lola: (E ((((3 <= p11016) OR (3 <= p755)) U (p835 <= p10529))) AND A (F (((1 <= p5176) OR (3 <= p12254) OR ((3 <= p2486) AND (p14280 <= p3996)))))) : A (F ((E (G ((p59 <= p7802))) AND E (F ((2 <= p2293)))))) : E (X (A (G ((p13339 <= 2))))) : A (F ((2 <= p7349))) : E (G (((p6231 <= p10123) OR (((p10083 <= p11356) OR (2 <= p11754)) AND (p8769 + 1 <= p14600))))) : ((2 <= p7857) OR NOT(E (F ((1 <= p10840))))) : A (F (E (((1 <= p6159) U (3 <= p15014))))) : A (G ((p14837 <= p1115))) : A ((((3 <= p6557) OR (p6871 <= p7437) OR ((3 <= p8500) AND (p8353 <= p4546))) U E (G ((3 <= p9359))))) : (A (F ((2 <= p9477))) OR A (G (A (X ((p3329 <= p12653)))))) : E (F ((2 <= p13114))) : E (((p2547 <= p14156) U ((p1372 + 1 <= p14087) OR (p9268 + 1 <= p772)))) : NOT((A (F ((p7946 + 1 <= p4866))) AND ((p266 <= 2) AND ((1 <= p1140) OR (p7730 <= p2413)) AND ((p12285 <= p12161) OR (p4083 <= p5049) OR (p6990 + 1 <= p1560))))) : E (F (((p12557 + 1 <= p7905) AND (p3352 <= 2) AND (p8582 <= 1)))) : (((3 <= p14985) OR (p4201 <= p10218) OR (p7909 + 1 <= p10758)) AND E (F ((1 <= p14405)))) : E (G (E (((2 <= p12347) U (p3835 <= p2915)))))
lola: computing a collection of formulas
lola: RUNNING
lola: subprocess 0 will run for 221 seconds at most (--localtimelimit=-1)
lola: ========================================
lola: ...considering subproblem: (E ((((3 <= p11016) OR (3 <= p755)) U (p835 <= p10529))) AND A (F (((1 <= p5176) OR (3 <= p12254) OR ((3 <= p2486) AND (p14280 <= p3996))))))
lola: ========================================
lola: SUBTASK
lola: checking a Boolean combination of formulas
lola: RUNNING
lola: subprocess 0 will run for 221 seconds at most (--localtimelimit=-1)
lola: ========================================
lola: ...considering subproblem: E ((((3 <= p11016) OR (3 <= p755)) U (p835 <= p10529)))
lola: ========================================
lola: SUBTASK
lola: checking CTL
lola: processed formula: E(((3 <= p11016) OR (3 <= p755)) U (p835 <= p10529))
lola: processed formula length: 53
lola: 1 rewrites
lola: formula mentions 0 of 15015 places; total mentions: 0
lola: closed formula file DLCshifumi-PT-4b-CTLCardinality.task
lola: STORE
lola: using a bit-perfect encoder (--encoder=bit)
lola: using 1792 bytes per marking, with 12 unused bits
lola: using a prefix tree store (--store=prefix)
lola: Using CTL preserving stubborn sets
lola: RUNNING
lola: CTL formula contains 1 significant temporal operators and needs 5 bytes of payload
lola: Ignoring fairness constraints (--fair).
lola: SUBRESULT
lola: result: yes
lola: produced by: CTL model checker
lola: The net satisfies the given formula.
lola: 1 markings, 0 edges
lola: ========================================
lola: subprocess 1 will run for 235 seconds at most (--localtimelimit=-1)
lola: ========================================
lola: ...considering subproblem: A (F (((1 <= p5176) OR (3 <= p12254) OR ((3 <= p2486) AND (p14280 <= p3996)))))
lola: ========================================
lola: SUBTASK
lola: checking LTL
lola: transforming LTL-Formula into a B\xfcchi-Automaton
lola: processed formula: A (F (((1 <= p5176) OR (3 <= p12254) OR ((3 <= p2486) AND (p14280 <= p3996)))))
lola: processed formula: A (F (((1 <= p5176) OR (3 <= p12254) OR ((3 <= p2486) AND (p14280 <= p3996)))))
lola: processed formula length: 81
lola: 0 rewrites
lola: formula mentions 0 of 15015 places; total mentions: 0
lola: closed formula file DLCshifumi-PT-4b-CTLCardinality.task
lola: the resulting B\xfcchi automaton has 1 states
lola: STORE
lola: using a bit-perfect encoder (--encoder=bit)
lola: using 1792 bytes per marking, with 11 unused bits
lola: using a prefix tree store (--store=prefix)
lola: using ltl preserving stubborn set method (--stubborn)
lola: SEARCH
lola: RUNNING
lola: SUBRESULT
lola: result: no
lola: produced by: LTL model checker
lola: The net does not satisfy the given formula (language of the product automaton is nonempty).
lola: 3718 markings, 3718 edges
lola: ========================================
lola: SUBRESULT
lola: result: no
lola: The Boolean predicate is false.
lola: ========================================
lola: subprocess 1 will run for 235 seconds at most (--localtimelimit=-1)
lola: ========================================
lola: ...considering subproblem: A (F ((E (G ((p59 <= p7802))) AND E (F ((2 <= p2293))))))
lola: ========================================
lola: SUBTASK
lola: checking CTL
lola: processed formula: A(TRUE U (NOT(A(TRUE U (p7802 + 1 <= p59))) AND E(TRUE U (2 <= p2293))))
lola: processed formula length: 72
lola: 4 rewrites
lola: formula mentions 0 of 15015 places; total mentions: 0
lola: closed formula file DLCshifumi-PT-4b-CTLCardinality.task
lola: STORE
lola: using a bit-perfect encoder (--encoder=bit)
lola: using 1792 bytes per marking, with 12 unused bits
lola: using a prefix tree store (--store=prefix)
lola: Using CTL preserving stubborn sets
lola: RUNNING
lola: CTL formula contains 3 significant temporal operators and needs 13 bytes of payload
lola: Ignoring fairness constraints (--fair).
lola: 83977 markings, 93182 edges, 16783 markings/sec, 0 secs
lola: 170527 markings, 185946 edges, 17310 markings/sec, 5 secs
lola: 251120 markings, 272603 edges, 16119 markings/sec, 10 secs
lola: 336037 markings, 363980 edges, 16983 markings/sec, 15 secs
lola: 422446 markings, 456649 edges, 17282 markings/sec, 20 secs
lola: 507761 markings, 548447 edges, 17063 markings/sec, 25 secs
lola: 592937 markings, 640783 edges, 17035 markings/sec, 30 secs
lola: 673250 markings, 727731 edges, 16063 markings/sec, 35 secs
lola: 758159 markings, 818931 edges, 16982 markings/sec, 40 secs
lola: 843248 markings, 910361 edges, 17018 markings/sec, 45 secs
lola: 928865 markings, 1002811 edges, 17123 markings/sec, 50 secs
lola: 1014060 markings, 1094874 edges, 17039 markings/sec, 55 secs
lola: 1098969 markings, 1186280 edges, 16982 markings/sec, 60 secs
lola: 1183445 markings, 1278026 edges, 16895 markings/sec, 65 secs
lola: 1268829 markings, 1370422 edges, 17077 markings/sec, 70 secs
lola: 1353306 markings, 1462314 edges, 16895 markings/sec, 75 secs
lola: 1437874 markings, 1554182 edges, 16914 markings/sec, 80 secs
lola: 1521634 markings, 1645179 edges, 16752 markings/sec, 85 secs
lola: 1606205 markings, 1737017 edges, 16914 markings/sec, 90 secs
lola: 1690857 markings, 1828251 edges, 16930 markings/sec, 95 secs
lola: 1774995 markings, 1919389 edges, 16828 markings/sec, 100 secs
lola: 1859058 markings, 2011092 edges, 16813 markings/sec, 105 secs
lola: 1943462 markings, 2102408 edges, 16881 markings/sec, 110 secs
lola: 2027596 markings, 2193416 edges, 16827 markings/sec, 115 secs
lola: 2113161 markings, 2285378 edges, 17113 markings/sec, 120 secs
lola: 2197848 markings, 2376301 edges, 16937 markings/sec, 125 secs
lola: 2283081 markings, 2468091 edges, 17047 markings/sec, 130 secs
lola: 2367810 markings, 2559542 edges, 16946 markings/sec, 135 secs
lola: 2447943 markings, 2646292 edges, 16027 markings/sec, 140 secs
lola: 2532439 markings, 2737081 edges, 16899 markings/sec, 145 secs
lola: 2616686 markings, 2827880 edges, 16849 markings/sec, 150 secs
lola: 2701079 markings, 2918432 edges, 16879 markings/sec, 155 secs
lola: 2786206 markings, 3010322 edges, 17025 markings/sec, 160 secs
lola: 2870634 markings, 3101446 edges, 16886 markings/sec, 165 secs
lola: 2954707 markings, 3192274 edges, 16815 markings/sec, 170 secs
lola: 3039078 markings, 3283123 edges, 16874 markings/sec, 175 secs
lola: 3122665 markings, 3373155 edges, 16717 markings/sec, 180 secs
lola: 3206919 markings, 3463766 edges, 16851 markings/sec, 185 secs
lola: 3291205 markings, 3554273 edges, 16857 markings/sec, 190 secs
lola: 3376112 markings, 3645721 edges, 16981 markings/sec, 195 secs
lola: 3460526 markings, 3736837 edges, 16883 markings/sec, 200 secs
lola: 3545285 markings, 3828396 edges, 16952 markings/sec, 205 secs
lola: 3629349 markings, 3918699 edges, 16813 markings/sec, 210 secs
lola: 3713660 markings, 4009506 edges, 16862 markings/sec, 215 secs
lola: 3798321 markings, 4100783 edges, 16932 markings/sec, 220 secs
lola: 3882878 markings, 4192378 edges, 16911 markings/sec, 225 secs
lola: local time limit reached - aborting
lola: Child process aborted or communication problem between parent and child process
terminate called after throwing an instance of 'std::runtime_error'
what(): parse error at position 0: unexpected character, last read: '
'
Aborted (core dumped)
FORMULA DLCshifumi-PT-4b-CTLCardinality-0 CANNOT_COMPUTE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION STUBBORN_SETS TOPOLOGICAL USE_NUPN
FORMULA DLCshifumi-PT-4b-CTLCardinality-1 CANNOT_COMPUTE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION STUBBORN_SETS TOPOLOGICAL USE_NUPN
FORMULA DLCshifumi-PT-4b-CTLCardinality-2 CANNOT_COMPUTE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION STUBBORN_SETS TOPOLOGICAL USE_NUPN
FORMULA DLCshifumi-PT-4b-CTLCardinality-3 CANNOT_COMPUTE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION STUBBORN_SETS TOPOLOGICAL USE_NUPN
FORMULA DLCshifumi-PT-4b-CTLCardinality-4 CANNOT_COMPUTE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION STUBBORN_SETS TOPOLOGICAL USE_NUPN
FORMULA DLCshifumi-PT-4b-CTLCardinality-5 CANNOT_COMPUTE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION STUBBORN_SETS TOPOLOGICAL USE_NUPN
FORMULA DLCshifumi-PT-4b-CTLCardinality-6 CANNOT_COMPUTE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION STUBBORN_SETS TOPOLOGICAL USE_NUPN
FORMULA DLCshifumi-PT-4b-CTLCardinality-7 CANNOT_COMPUTE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION STUBBORN_SETS TOPOLOGICAL USE_NUPN
FORMULA DLCshifumi-PT-4b-CTLCardinality-8 CANNOT_COMPUTE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION STUBBORN_SETS TOPOLOGICAL USE_NUPN
FORMULA DLCshifumi-PT-4b-CTLCardinality-9 CANNOT_COMPUTE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION STUBBORN_SETS TOPOLOGICAL USE_NUPN
FORMULA DLCshifumi-PT-4b-CTLCardinality-10 CANNOT_COMPUTE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION STUBBORN_SETS TOPOLOGICAL USE_NUPN
FORMULA DLCshifumi-PT-4b-CTLCardinality-11 CANNOT_COMPUTE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION STUBBORN_SETS TOPOLOGICAL USE_NUPN
----- Kill lola and sara stderr -----
FORMULA DLCshifumi-PT-4b-CTLCardinality-12 CANNOT_COMPUTE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION STUBBORN_SETS TOPOLOGICAL USE_NUPN
FORMULA DLCshifumi-PT-4b-CTLCardinality-13 CANNOT_COMPUTE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION STUBBORN_SETS TOPOLOGICAL USE_NUPN
FORMULA DLCshifumi-PT-4b-CTLCardinality-14 CANNOT_COMPUTE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION STUBBORN_SETS TOPOLOGICAL USE_NUPN
FORMULA DLCshifumi-PT-4b-CTLCardinality-15 CANNOT_COMPUTE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION STUBBORN_SETS TOPOLOGICAL USE_NUPN
----- Kill lola and sara stdout -----
----- Finished stderr -----
----- Finished stdout -----

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCshifumi-PT-4b"
export BK_EXAMINATION="CTLCardinality"
export BK_TOOL="irma4mcc-structural"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

tar xzf /home/mcc/BenchKit/INPUTS/DLCshifumi-PT-4b.tgz
mv DLCshifumi-PT-4b execution
cd execution
pwd
ls -lh

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-3637"
echo " Executing tool irma4mcc-structural"
echo " Input is DLCshifumi-PT-4b, examination is CTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r067-smll-152649739700192"
echo "====================================================================="
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;