Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Waiting for the VM to be ready (probing ssh)
.........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
/home/mcc/execution
total 824K
-rw-r--r-- 1 mcc users 4.0K May 15 18:54 CTLCardinality.txt
-rw-r--r-- 1 mcc users 25K May 15 18:54 CTLCardinality.xml
-rw-r--r-- 1 mcc users 2.3K May 15 18:54 CTLFireability.txt
-rw-r--r-- 1 mcc users 15K May 15 18:54 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.0K May 15 18:50 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 5.9K May 15 18:50 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 2.4K May 15 18:54 LTLCardinality.txt
-rw-r--r-- 1 mcc users 11K May 15 18:54 LTLCardinality.xml
-rw-r--r-- 1 mcc users 1.8K May 15 18:54 LTLFireability.txt
-rw-r--r-- 1 mcc users 7.9K May 15 18:54 LTLFireability.xml
-rw-r--r-- 1 mcc users 3.4K May 15 18:54 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 17K May 15 18:54 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 106 May 15 18:54 ReachabilityDeadlock.txt
-rw-r--r-- 1 mcc users 344 May 15 18:54 ReachabilityDeadlock.xml
-rw-r--r-- 1 mcc users 2.7K May 15 18:54 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 16K May 15 18:54 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K May 15 18:54 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K May 15 18:54 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 15 18:50 equiv_col
-rw-r--r-- 1 mcc users 4 May 15 18:50 instance
-rw-r--r-- 1 mcc users 6 May 15 18:50 iscolored
-rw-r--r-- 1 mcc users 660K May 15 18:50 model.pnml
=====================================================================
Generated by BenchKit 2-3637
Executing tool irma4mcc-structural
Input is DLCround-PT-10a, examination is UpperBounds
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r067-smll-152649739600100
=====================================================================

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of positive values
NUM_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME DLCround-PT-10a-UpperBounds-00
FORMULA_NAME DLCround-PT-10a-UpperBounds-01
FORMULA_NAME DLCround-PT-10a-UpperBounds-02
FORMULA_NAME DLCround-PT-10a-UpperBounds-03
FORMULA_NAME DLCround-PT-10a-UpperBounds-04
FORMULA_NAME DLCround-PT-10a-UpperBounds-05
FORMULA_NAME DLCround-PT-10a-UpperBounds-06
FORMULA_NAME DLCround-PT-10a-UpperBounds-07
FORMULA_NAME DLCround-PT-10a-UpperBounds-08
FORMULA_NAME DLCround-PT-10a-UpperBounds-09
FORMULA_NAME DLCround-PT-10a-UpperBounds-10
FORMULA_NAME DLCround-PT-10a-UpperBounds-11
FORMULA_NAME DLCround-PT-10a-UpperBounds-12
FORMULA_NAME DLCround-PT-10a-UpperBounds-13
FORMULA_NAME DLCround-PT-10a-UpperBounds-14
FORMULA_NAME DLCround-PT-10a-UpperBounds-15

=== Now, execution of the tool begins

BK_START 1526637630543


BK_STOP 1526637652810

--------------------
content from stderr:

Prefix is 75f5f979.
Reading known information in /usr/share/mcc4mcc/75f5f979-known.json.
Reading learned information in /usr/share/mcc4mcc/75f5f979-learned.json.
Reading value translations in /usr/share/mcc4mcc/75f5f979-values.json.
Using directory /home/mcc/execution for input, as it contains a model.pnml file.
Using DLCround-PT-10a as instance name.
Using DLCround as model name.
Using algorithm or tool random-forest.
Model characteristics are: {'Examination': 'UpperBounds', 'Place/Transition': True, 'Colored': False, 'Relative-Time': 1, 'Relative-Memory': 1, 'Ordinary': True, 'Simple Free Choice': False, 'Extended Free Choice': False, 'State Machine': False, 'Marked Graph': False, 'Connected': True, 'Strongly Connected': False, 'Source Place': True, 'Sink Place': False, 'Source Transition': False, 'Sink Transition': False, 'Loop Free': None, 'Conservative': False, 'Sub-Conservative': False, 'Nested Units': True, 'Safe': True, 'Deadlock': None, 'Reversible': None, 'Quasi Live': None, 'Live': None}.
Known tools are: [{'Time': 7898, 'Memory': 323.22, 'Tool': 'itstools'}, {'Time': 201896, 'Memory': 2376.83, 'Tool': 'marcie'}, {'Time': 3540256, 'Memory': 8590.95, 'Tool': 'lola'}].
Learned tools are: [{'Tool': 'gspn'}].
UpperBounds itstools DLCround-PT-10a...
May 18, 2018 10:00:41 AM fr.lip6.move.gal.application.Application start
INFO: Running its-tools with arguments : [-z3path, /usr/bin/z3, -yices2path, /usr/bin/yices, -ltsminpath, /usr/bin, -smt, -its, -pnfolder, /mcc-data, -examination, UpperBounds]
May 18, 2018 10:00:41 AM fr.lip6.move.gal.application.MccTranslator transformPNML
INFO: Parsing pnml file : /mcc-data/model.pnml
May 18, 2018 10:00:42 AM fr.lip6.move.gal.nupn.PTNetReader loadFromXML
INFO: Load time of PNML (sax parser for PT used): 325 ms
May 18, 2018 10:00:42 AM fr.lip6.move.gal.pnml.togal.PTGALTransformer handlePage
INFO: Transformed 337 places.
May 18, 2018 10:00:42 AM fr.lip6.move.gal.pnml.togal.PTGALTransformer handlePage
INFO: Transformed 2605 transitions.
May 18, 2018 10:00:42 AM fr.lip6.move.gal.pnml.togal.PnmlToGalTransformer transform
INFO: Found NUPN structural information;
May 18, 2018 10:00:42 AM fr.lip6.move.serialization.SerializationUtil systemToFile
INFO: Time to serialize gal into /mcc-data/model.pnml.img.gal : 137 ms
May 18, 2018 10:00:42 AM fr.lip6.move.gal.application.MccTranslator applyOrder
INFO: Applying decomposition
May 18, 2018 10:00:43 AM fr.lip6.move.gal.instantiate.CompositeBuilder decomposeWithOrder
INFO: Decomposing Gal with order
May 18, 2018 10:00:43 AM fr.lip6.move.gal.instantiate.GALRewriter flatten
INFO: Flatten gal took : 629 ms
May 18, 2018 10:00:43 AM fr.lip6.move.gal.instantiate.CompositeBuilder rewriteArraysToAllowPartition
INFO: Rewriting arrays to variables to allow decomposition.
May 18, 2018 10:00:44 AM fr.lip6.move.gal.instantiate.Instantiator fuseIsomorphicEffects
INFO: Removed a total of 4354 redundant transitions.
May 18, 2018 10:00:44 AM fr.lip6.move.serialization.SerializationUtil systemToFile
INFO: Time to serialize gal into /mcc-data/UpperBounds.pnml.gal : 35 ms
May 18, 2018 10:00:44 AM fr.lip6.move.serialization.SerializationUtil serializePropertiesForITSTools
INFO: Time to serialize properties into /mcc-data/UpperBounds.prop : 1 ms
Invoking ITS tools like this :CommandLine [args=[/usr/share/itscl/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.201804131302/bin/its-reach-linux64, --gc-threshold, 2000000, --quiet, -i, /mcc-data/UpperBounds.pnml.gal, -t, CGAL, -reachable-file, UpperBounds.prop, --nowitness], workingDir=/mcc-data]

its-reach command run as :

/usr/share/itscl/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.201804131302/bin/its-reach-linux64 --gc-threshold 2000000 --quiet -i /mcc-data/UpperBounds.pnml.gal -t CGAL -reachable-file UpperBounds.prop --nowitness
Loading property file UpperBounds.prop.
Read [bounds] property : DLCround-PT-10a-UpperBounds-00 with value :u206.p329
Read [bounds] property : DLCround-PT-10a-UpperBounds-01 with value :u206.p329
Read [bounds] property : DLCround-PT-10a-UpperBounds-02 with value :u64.p187
Read [bounds] property : DLCround-PT-10a-UpperBounds-03 with value :u1.p1
Read [bounds] property : DLCround-PT-10a-UpperBounds-04 with value :u156.p279
Read [bounds] property : DLCround-PT-10a-UpperBounds-05 with value :u57.p180
Read [bounds] property : DLCround-PT-10a-UpperBounds-06 with value :u183.p306
Read [bounds] property : DLCround-PT-10a-UpperBounds-07 with value :u14.p125
Read [bounds] property : DLCround-PT-10a-UpperBounds-08 with value :u12.p101
Read [bounds] property : DLCround-PT-10a-UpperBounds-09 with value :u36.p159
Read [bounds] property : DLCround-PT-10a-UpperBounds-10 with value :u179.p302
Read [bounds] property : DLCround-PT-10a-UpperBounds-11 with value :u164.p287
Read [bounds] property : DLCround-PT-10a-UpperBounds-12 with value :u14.p122
Read [bounds] property : DLCround-PT-10a-UpperBounds-13 with value :u2.p14
Read [bounds] property : DLCround-PT-10a-UpperBounds-14 with value :u13.p110
Read [bounds] property : DLCround-PT-10a-UpperBounds-15 with value :u48.p171
built 397 ordering constraints for composite.
Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCround\_PT\_10a\_flat\_mod,2.401e+14,1.82058,20732,434,21,8041,1017,2785,7377,68,1045,0
Total reachable state count : 240100000000001

Verifying 16 reachability properties.
Min sum of variable value : 0
Maximum sum along a path : 1
Bounds property DLCround-PT-10a-UpperBounds-00 :0 <= u206.p329 <= 1
FORMULA DLCround-PT-10a-UpperBounds-00 1 TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL USE_NUPN

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCround-PT-10a-UpperBounds-00,0,2.08644,20732,1,0,8041,1017,4073,7377,84,1045,24696
Min sum of variable value : 0
Maximum sum along a path : 1
Bounds property DLCround-PT-10a-UpperBounds-01 :0 <= u206.p329 <= 1
FORMULA DLCround-PT-10a-UpperBounds-01 1 TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL USE_NUPN

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCround-PT-10a-UpperBounds-01,0,2.34905,20796,1,0,8041,1017,4073,7377,84,1045,24696
Min sum of variable value : 0
Maximum sum along a path : 1
Bounds property DLCround-PT-10a-UpperBounds-02 :0 <= u64.p187 <= 1
FORMULA DLCround-PT-10a-UpperBounds-02 1 TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL USE_NUPN

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCround-PT-10a-UpperBounds-02,0,2.85198,20796,1,0,8041,1017,4647,7377,84,1045,25171
Min sum of variable value : 0
Maximum sum along a path : 1
Bounds property DLCround-PT-10a-UpperBounds-03 :0 <= u1.p1 <= 1
FORMULA DLCround-PT-10a-UpperBounds-03 1 TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL USE_NUPN

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCround-PT-10a-UpperBounds-03,0,3.09768,20796,1,0,8041,1017,4969,7377,96,1045,25652
Min sum of variable value : 0
Maximum sum along a path : 1
Bounds property DLCround-PT-10a-UpperBounds-04 :0 <= u156.p279 <= 1
FORMULA DLCround-PT-10a-UpperBounds-04 1 TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL USE_NUPN

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCround-PT-10a-UpperBounds-04,0,3.34043,20796,1,0,8041,1017,5339,7377,96,1045,25773
Min sum of variable value : 0
Maximum sum along a path : 1
Bounds property DLCround-PT-10a-UpperBounds-05 :0 <= u57.p180 <= 1
FORMULA DLCround-PT-10a-UpperBounds-05 1 TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL USE_NUPN

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCround-PT-10a-UpperBounds-05,0,3.58476,20796,1,0,8041,1017,5601,7377,96,1045,26110
Min sum of variable value : 0
Maximum sum along a path : 1
Bounds property DLCround-PT-10a-UpperBounds-06 :0 <= u183.p306 <= 1
FORMULA DLCround-PT-10a-UpperBounds-06 1 TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL USE_NUPN

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCround-PT-10a-UpperBounds-06,0,3.82836,20796,1,0,8041,1017,6002,7377,96,1045,26169
Min sum of variable value : 0
Maximum sum along a path : 1
Bounds property DLCround-PT-10a-UpperBounds-07 :0 <= u14.p125 <= 1
FORMULA DLCround-PT-10a-UpperBounds-07 1 TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL USE_NUPN

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCround-PT-10a-UpperBounds-07,0,4.08148,20796,1,0,8041,1017,6354,7377,101,1045,26599
Min sum of variable value : 0
Maximum sum along a path : 1
Bounds property DLCround-PT-10a-UpperBounds-08 :0 <= u12.p101 <= 1
FORMULA DLCround-PT-10a-UpperBounds-08 1 TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL USE_NUPN

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCround-PT-10a-UpperBounds-08,0,4.32902,20796,1,0,8041,1017,6685,7377,116,1045,26802
Min sum of variable value : 0
Maximum sum along a path : 1
Bounds property DLCround-PT-10a-UpperBounds-09 :0 <= u36.p159 <= 1
FORMULA DLCround-PT-10a-UpperBounds-09 1 TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL USE_NUPN

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCround-PT-10a-UpperBounds-09,0,4.5754,20796,1,0,8041,1017,6925,7377,116,1045,27183
Min sum of variable value : 0
Maximum sum along a path : 1
Bounds property DLCround-PT-10a-UpperBounds-10 :0 <= u179.p302 <= 1
FORMULA DLCround-PT-10a-UpperBounds-10 1 TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL USE_NUPN

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCround-PT-10a-UpperBounds-10,0,4.84927,20796,1,0,8041,1017,7319,7377,116,1045,27256
Min sum of variable value : 0
Maximum sum along a path : 1
Bounds property DLCround-PT-10a-UpperBounds-11 :0 <= u164.p287 <= 1
FORMULA DLCround-PT-10a-UpperBounds-11 1 TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL USE_NUPN

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCround-PT-10a-UpperBounds-11,0,5.27271,20796,1,0,8041,1017,7695,7377,116,1045,27365
Min sum of variable value : 0
Maximum sum along a path : 1
Bounds property DLCround-PT-10a-UpperBounds-12 :0 <= u14.p122 <= 1
FORMULA DLCround-PT-10a-UpperBounds-12 1 TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL USE_NUPN

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCround-PT-10a-UpperBounds-12,0,5.51851,20796,1,0,8041,1017,8047,7377,122,1045,27526
Min sum of variable value : 0
Maximum sum along a path : 1
Bounds property DLCround-PT-10a-UpperBounds-13 :0 <= u2.p14 <= 1
FORMULA DLCround-PT-10a-UpperBounds-13 1 TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL USE_NUPN

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCround-PT-10a-UpperBounds-13,0,5.75785,20796,1,0,8041,1017,8265,7377,122,1045,27955
Min sum of variable value : 0
Maximum sum along a path : 1
Bounds property DLCround-PT-10a-UpperBounds-14 :0 <= u13.p110 <= 1
FORMULA DLCround-PT-10a-UpperBounds-14 1 TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL USE_NUPN

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCround-PT-10a-UpperBounds-14,0,6.17382,20796,1,0,8041,1017,8606,7377,139,1045,28138
Min sum of variable value : 0
Maximum sum along a path : 1
Bounds property DLCround-PT-10a-UpperBounds-15 :0 <= u48.p171 <= 1
FORMULA DLCround-PT-10a-UpperBounds-15 1 TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL USE_NUPN

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCround-PT-10a-UpperBounds-15,0,6.59211,20796,1,0,8041,1017,8857,7377,139,1045,28497

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCround-PT-10a"
export BK_EXAMINATION="UpperBounds"
export BK_TOOL="irma4mcc-structural"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

tar xzf /home/mcc/BenchKit/INPUTS/DLCround-PT-10a.tgz
mv DLCround-PT-10a execution
cd execution
pwd
ls -lh

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-3637"
echo " Executing tool irma4mcc-structural"
echo " Input is DLCround-PT-10a, examination is UpperBounds"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r067-smll-152649739600100"
echo "====================================================================="
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "UpperBounds" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "UpperBounds" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "UpperBounds.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property UpperBounds.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "UpperBounds.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' UpperBounds.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;