About the Execution of Irma.struct for DLCround-PT-06b
| Execution Summary | |||||
| Max Memory Used (MB)  | 
      Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status  | 
   
| 1434.890 | 151310.00 | 257858.00 | 981.60 | T | normal | 
Execution Chart
We display below the execution chart for this examination (boot time has been removed).

Trace from the execution
Waiting for the VM to be ready (probing ssh)
.......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
/home/mcc/execution
total 980K
-rw-r--r-- 1 mcc users 3.3K May 15 18:54 CTLCardinality.txt
-rw-r--r-- 1 mcc users  18K May 15 18:54 CTLCardinality.xml
-rw-r--r-- 1 mcc users 2.6K May 15 18:54 CTLFireability.txt
-rw-r--r-- 1 mcc users  18K May 15 18:54 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.0K May 15 18:50 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 5.9K May 15 18:50 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 2.5K May 15 18:54 LTLCardinality.txt
-rw-r--r-- 1 mcc users  11K May 15 18:54 LTLCardinality.xml
-rw-r--r-- 1 mcc users 1.9K May 15 18:54 LTLFireability.txt
-rw-r--r-- 1 mcc users 9.7K May 15 18:54 LTLFireability.xml
-rw-r--r-- 1 mcc users 3.7K May 15 18:54 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users  19K May 15 18:54 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users  106 May 15 18:54 ReachabilityDeadlock.txt
-rw-r--r-- 1 mcc users  344 May 15 18:54 ReachabilityDeadlock.xml
-rw-r--r-- 1 mcc users 2.7K May 15 18:54 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users  16K May 15 18:54 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K May 15 18:54 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K May 15 18:54 UpperBounds.xml
-rw-r--r-- 1 mcc users    6 May 15 18:50 equiv_col
-rw-r--r-- 1 mcc users    4 May 15 18:50 instance
-rw-r--r-- 1 mcc users    6 May 15 18:50 iscolored
-rw-r--r-- 1 mcc users 813K May 15 18:50 model.pnml
=====================================================================
 Generated by BenchKit 2-3637
    Executing tool irma4mcc-structural
    Input is DLCround-PT-06b, examination is ReachabilityDeadlock
    Time confinement is 3600 seconds
    Memory confinement is 16384 MBytes
    Number of cores is 4
    Run identifier is r067-smll-152649739600055
=====================================================================
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME DLCround-PT-06b-ReachabilityDeadlock-0
=== Now, execution of the tool begins
BK_START 1526627231013
BK_STOP 1526627382323
--------------------
content from stderr:
Prefix is 75f5f979.
Reading known information in /usr/share/mcc4mcc/75f5f979-known.json.
Reading learned information in /usr/share/mcc4mcc/75f5f979-learned.json.
Reading value translations in /usr/share/mcc4mcc/75f5f979-values.json.
Using directory /home/mcc/execution for input, as it contains a model.pnml file.
Using DLCround-PT-06b as instance name.
Using DLCround as model name.
Using algorithm or tool decision-tree.
Model characteristics are: {'Examination': 'ReachabilityDeadlock', 'Place/Transition': True, 'Colored': False, 'Relative-Time': 1, 'Relative-Memory': 1, 'Ordinary': True, 'Simple Free Choice': False, 'Extended Free Choice': False, 'State Machine': False, 'Marked Graph': False, 'Connected': True, 'Strongly Connected': False, 'Source Place': True, 'Sink Place': False, 'Source Transition': False, 'Sink Transition': False, 'Loop Free': None, 'Conservative': False, 'Sub-Conservative': False, 'Nested Units': True, 'Safe': True, 'Deadlock': None, 'Reversible': None, 'Quasi Live': None, 'Live': None}.
Known tools are: [{'Time': 60145, 'Memory': 555.23, 'Tool': 'lola'}, {'Time': 2579583, 'Memory': 15941.83, 'Tool': 'itstools'}].
Learned tools are: [{'Tool': 'lola'}].
Learned tool lola is 1.0x far from the best tool lola.
ReachabilityDeadlock lola DLCround-PT-06b...
Time: 3600 - MCC
----- Start make prepare stdout -----
----- Start make prepare stderr -----
===========================================================================================
DLCround-PT-06b: translating PT Petri net model.pnml into LoLA format
===========================================================================================
translating PT Petri net complete
checking for too many tokens
===========================================================================================
DLCround-PT-06b: translating PT formula ReachabilityDeadlock into LoLA format
===========================================================================================
translating formula complete
touch formulae;
----- Start make result stdout -----
----- Start make result stderr -----
ReachabilityDeadlock @ DLCround-PT-06b @ 3539 seconds
----- Start make result stdout -----
----- Start make result stderr -----
lola: NET
lola:   reading net from model.pnml.lola
lola:   finished parsing
lola:   closed net file model.pnml.lola
lola:   5796/65536 symbol table entries, 557 collisions
lola:   preprocessing...
lola:   finding significant places
lola:   2340 places, 3456 transitions, 2231 significant places
lola:   computing forward-conflicting sets
lola:   computing back-conflicting sets
lola:   4716 transition conflict sets
lola: TASK
lola:   reading formula from DLCround-PT-06b-ReachabilityDeadlock.task
lola:   E (F (DEADLOCK))
lola:   E (F (DEADLOCK))
lola:   checking reachability of deadlocks
lola:   Planning: workflow for deadlock check: siphon||findpath||search) (--findpath=par,--siphontrap=par)
lola: STORE
lola:   using a bit-perfect encoder (--encoder=bit)
lola:   using 280 bytes per marking, with 9 unused bits
lola:   using a prefix tree store (--store=prefix)
lola: SEARCH (state space)
lola:   state space: using reachability graph (--search=depth)
lola:   state space: using deadlock preserving stubborn set method with insertion algorithm(--stubborn=tarjan)
lola: SEARCH (findpath)
lola:   findpath: using deadlock preserving stubborn set method with insertion algorithm (--stubborn=tarjan)
lola: RUNNING
lola:   findpath: starting randomized, memory-less exploration (--search=findpath)
lola:   findpath: searching for paths with maximal depth 1000000 (--depthlimit)
lola:   findpath: no retry limit given (--retrylimit)
lola:   findpath: transitions are chosen randomly
lola:   computing symmetries (--symmetry)
lola:   time limit for symmetry computation of 300 seconds given (--symmtimelimit)
lola:   computed 11 generators (11 in search tree, 0 by composition)
lola:   representing 2048 symmetries
lola:   0 dead branches visited in search tree
lola:   STP: formula with 70670 variables and 207725 clauses shipped to Minisat
lola:   stp: The siphon/trap property does not hold
lola:   STP completed ||          1 tries,     230771 fired transitions,     0 secs ||     238066 markings,     282310 edges,    47613 markings/sec,     0 secs
lola:   STP completed ||          1 tries,     460364 fired transitions,     5 secs ||     477366 markings,     567582 edges,    47860 markings/sec,     5 secs
lola:   STP completed ||          1 tries,     690759 fired transitions,    10 secs ||     695417 markings,     828407 edges,    43610 markings/sec,    10 secs
lola:   STP completed ||          1 tries,     920945 fired transitions,    15 secs ||     930547 markings,    1110759 edges,    47026 markings/sec,    15 secs
lola:   STP completed ||          2 tries,    1153170 fired transitions,    20 secs ||    1168057 markings,    1396700 edges,    47502 markings/sec,    20 secs
lola:   STP completed ||          2 tries,    1381810 fired transitions,    25 secs ||    1409828 markings,    1689480 edges,    48354 markings/sec,    25 secs
lola:   STP completed ||          2 tries,    1615417 fired transitions,    30 secs ||    1649247 markings,    1979396 edges,    47884 markings/sec,    30 secs
lola:   STP completed ||          2 tries,    1848319 fired transitions,    35 secs ||    1896969 markings,    2280698 edges,    49544 markings/sec,    35 secs
lola:   STP completed ||          3 tries,    2081618 fired transitions,    40 secs ||    2140574 markings,    2575525 edges,    48721 markings/sec,    40 secs
lola:   STP completed ||          3 tries,    2314680 fired transitions,    45 secs ||    2386064 markings,    2872660 edges,    49098 markings/sec,    45 secs
lola:   STP completed ||          3 tries,    2547467 fired transitions,    50 secs ||    2628763 markings,    3166736 edges,    48540 markings/sec,    50 secs
lola:   STP completed ||          3 tries,    2781023 fired transitions,    55 secs ||    2873851 markings,    3464068 edges,    49018 markings/sec,    55 secs
lola:   STP completed ||          4 tries,    3014015 fired transitions,    60 secs ||    3115212 markings,    3756339 edges,    48272 markings/sec,    60 secs
lola:   STP completed ||          4 tries,    3246932 fired transitions,    65 secs ||    3362894 markings,    4058282 edges,    49536 markings/sec,    65 secs
lola:   STP completed ||          4 tries,    3480790 fired transitions,    70 secs ||    3611033 markings,    4360414 edges,    49628 markings/sec,    70 secs
lola:   STP completed ||          4 tries,    3712802 fired transitions,    75 secs ||    3840257 markings,    4635113 edges,    45845 markings/sec,    75 secs
lola:   STP completed ||          4 tries,    3944008 fired transitions,    80 secs ||    4073469 markings,    4916099 edges,    46642 markings/sec,    80 secs
lola:   STP completed ||          5 tries,    4175777 fired transitions,    85 secs ||    4310145 markings,    5202565 edges,    47335 markings/sec,    85 secs
lola:   STP completed ||          5 tries,    4406329 fired transitions,    90 secs ||    4540885 markings,    5479829 edges,    46148 markings/sec,    90 secs
lola:   STP completed ||          5 tries,    4638504 fired transitions,    95 secs ||    4768111 markings,    5752484 edges,    45445 markings/sec,    95 secs
lola:   STP completed ||          5 tries,    4869210 fired transitions,   100 secs ||    4995254 markings,    6024045 edges,    45429 markings/sec,   100 secs
lola: RESULT
lola:   result: yes
lola:   produced by: findpath
lola:   The net has deadlock(s).
FORMULA DLCround-PT-06b-ReachabilityDeadlock-0 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT SAT_SMT STATE_COMPRESSION STUBBORN_SETS SYMMETRIES TOPOLOGICAL USE_NUPN
----- Kill lola and sara stdout -----
----- Kill lola and sara stderr -----
----- Finished stderr -----
----- Finished stdout -----
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCround-PT-06b"
export BK_EXAMINATION="ReachabilityDeadlock"
export BK_TOOL="irma4mcc-structural"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
	rm -rf execution
fi
tar xzf /home/mcc/BenchKit/INPUTS/DLCround-PT-06b.tgz
mv DLCround-PT-06b execution
cd execution
pwd
ls -lh
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-3637"
echo "    Executing tool irma4mcc-structural"
echo "    Input is DLCround-PT-06b, examination is ReachabilityDeadlock"
echo "    Time confinement is $BK_TIME_CONFINEMENT seconds"
echo "    Memory confinement is 16384 MBytes"
echo "    Number of cores is 4"
echo "    Run identifier is r067-smll-152649739600055"
echo "====================================================================="
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "ReachabilityDeadlock" = "UpperBounds" ] ; then
	echo "The expected result is a vector of positive values"
	echo NUM_VECTOR
elif [ "ReachabilityDeadlock" != "StateSpace" ]  ; then 
	echo "The expected result is a vector of booleans"
	echo BOOL_VECTOR
else
	echo "no data necessary for post analysis"
fi
echo
if [ -f "ReachabilityDeadlock.txt" ] ; then
	echo "here is the order used to build the result vector(from text file)"
	for x in $(grep Property ReachabilityDeadlock.txt | cut -d ' ' -f 2 | sort -u) ; do
		echo "FORMULA_NAME $x"
	done
elif [ -f "ReachabilityDeadlock.xml" ] ; then # for cunf (txt files deleted;-)
	echo echo "here is the order used to build the result vector(from xml file)"
	for x in $(grep '
		echo "FORMULA_NAME $x"
	done
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT  bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
	echo
	echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;
