About the Execution of Irma.full for DLCshifumi-PT-3a
Execution Summary | |||||
Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
2534.380 | 8572.00 | 6991.00 | 619.60 | TFFTFFFFTFTFFFTF | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Waiting for the VM to be ready (probing ssh)
........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
/home/mcc/execution
total 936K
-rw-r--r-- 1 mcc users 2.9K May 15 18:54 CTLCardinality.txt
-rw-r--r-- 1 mcc users 15K May 15 18:54 CTLCardinality.xml
-rw-r--r-- 1 mcc users 2.4K May 15 18:54 CTLFireability.txt
-rw-r--r-- 1 mcc users 16K May 15 18:54 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.0K May 15 18:50 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.0K May 15 18:50 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 2.5K May 15 18:54 LTLCardinality.txt
-rw-r--r-- 1 mcc users 13K May 15 18:54 LTLCardinality.xml
-rw-r--r-- 1 mcc users 1.8K May 15 18:54 LTLFireability.txt
-rw-r--r-- 1 mcc users 7.9K May 15 18:54 LTLFireability.xml
-rw-r--r-- 1 mcc users 3.0K May 15 18:54 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 14K May 15 18:54 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 107 May 15 18:54 ReachabilityDeadlock.txt
-rw-r--r-- 1 mcc users 345 May 15 18:54 ReachabilityDeadlock.xml
-rw-r--r-- 1 mcc users 2.7K May 15 18:54 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 17K May 15 18:54 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K May 15 18:54 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K May 15 18:54 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 15 18:50 equiv_col
-rw-r--r-- 1 mcc users 3 May 15 18:50 instance
-rw-r--r-- 1 mcc users 6 May 15 18:50 iscolored
-rw-r--r-- 1 mcc users 778K May 15 18:50 model.pnml
=====================================================================
Generated by BenchKit 2-3637
Executing tool irma4mcc-full
Input is DLCshifumi-PT-3a, examination is ReachabilityCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r066-smll-152649737200173
=====================================================================
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME DLCshifumi-PT-3a-ReachabilityCardinality-00
FORMULA_NAME DLCshifumi-PT-3a-ReachabilityCardinality-01
FORMULA_NAME DLCshifumi-PT-3a-ReachabilityCardinality-02
FORMULA_NAME DLCshifumi-PT-3a-ReachabilityCardinality-03
FORMULA_NAME DLCshifumi-PT-3a-ReachabilityCardinality-04
FORMULA_NAME DLCshifumi-PT-3a-ReachabilityCardinality-05
FORMULA_NAME DLCshifumi-PT-3a-ReachabilityCardinality-06
FORMULA_NAME DLCshifumi-PT-3a-ReachabilityCardinality-07
FORMULA_NAME DLCshifumi-PT-3a-ReachabilityCardinality-08
FORMULA_NAME DLCshifumi-PT-3a-ReachabilityCardinality-09
FORMULA_NAME DLCshifumi-PT-3a-ReachabilityCardinality-10
FORMULA_NAME DLCshifumi-PT-3a-ReachabilityCardinality-11
FORMULA_NAME DLCshifumi-PT-3a-ReachabilityCardinality-12
FORMULA_NAME DLCshifumi-PT-3a-ReachabilityCardinality-13
FORMULA_NAME DLCshifumi-PT-3a-ReachabilityCardinality-14
FORMULA_NAME DLCshifumi-PT-3a-ReachabilityCardinality-15
=== Now, execution of the tool begins
BK_START 1526655693368
BK_STOP 1526655701940
--------------------
content from stderr:
Prefix is 65b80f64.
Reading known information in /usr/share/mcc4mcc/65b80f64-known.json.
Reading learned information in /usr/share/mcc4mcc/65b80f64-learned.json.
Reading value translations in /usr/share/mcc4mcc/65b80f64-values.json.
Using directory /home/mcc/execution for input, as it contains a model.pnml file.
Using DLCshifumi-PT-3a as instance name.
Using DLCshifumi as model name.
Using algorithm or tool bmdt.
Model characteristics are: {'Examination': 'ReachabilityCardinality', 'Place/Transition': True, 'Colored': False, 'Relative-Time': 1, 'Relative-Memory': 1, 'Ordinary': True, 'Simple Free Choice': False, 'Extended Free Choice': False, 'State Machine': False, 'Marked Graph': False, 'Connected': True, 'Strongly Connected': False, 'Source Place': True, 'Sink Place': False, 'Source Transition': False, 'Sink Transition': False, 'Loop Free': None, 'Conservative': False, 'Sub-Conservative': False, 'Nested Units': True, 'Safe': True, 'Deadlock': None, 'Reversible': None, 'Quasi Live': None, 'Live': None}.
Known tools are: [{'Time': 7220, 'Memory': 2215.58, 'Tool': 'marcie'}, {'Time': 8246, 'Memory': 2215.77, 'Tool': 'marcie'}, {'Time': 9928, 'Memory': 181.31, 'Tool': 'lola'}, {'Time': 10034, 'Memory': 161.96, 'Tool': 'lola'}, {'Time': 12623, 'Memory': 516.89, 'Tool': 'itstools'}, {'Time': 13787, 'Memory': 538.79, 'Tool': 'itstools'}].
Learned tools are: [{'Tool': 'lola'}].
Learned tool lola is 1.3750692520775623x far from the best tool marcie.
ReachabilityCardinality marcie DLCshifumi-PT-3a...
timeout --kill-after=10s --signal=SIGINT 1m for testing only
check for maximal unmarked siphon
Marcie rev. 8852M (built: crohr on 2017-05-03)
A model checker for Generalized Stochastic Petri nets
authors: Alex Tovchigrechko (IDD package and CTL model checking)
Martin Schwarick (Symbolic numerical analysis and CSL model checking)
Christian Rohr (Simulative and approximative numerical model checking)
marcie@informatik.tu-cottbus.de
called as: marcie --net-file=model.pnml --mcc-file=ReachabilityCardinality.xml --memory=6
parse successfull
net created successfully
Net: DLCshifumi_PT_3a
(NrP: 544 NrTr: 3097 NrArc: 11545)
ok
check for constant places
ok
parse formulas
check if there are places and transitions
ok
check if there are transitions without pre-places
ok
check if at least one transition is enabled in m0
ok
check if there are transitions that can never fire
formulas created successfully
place and transition orderings generation:0m 0.007sec
ok
net check time: 0m 0.001sec
init dd package: 0m 1.774sec
RS generation: 0m 0.269sec
-> reachability set: #nodes 544 (5.4e+02) #states 909,543,680,129,861,140,820,205,019,889,143,001 (35)
starting MCC model checker
--------------------------
checking: EF [3<=p353]
normalized: E [true U 3<=p353]
abstracting: (3<=p353)
states: 0
-> the formula is FALSE
FORMULA DLCshifumi-PT-3a-ReachabilityCardinality-07 FALSE TECHNIQUES SEQUENTIAL_PROCESSING DECISION_DIAGRAMS UNFOLDING_TO_PT
MC time: 0m 0.012sec
checking: AG [~ [1<=p12]]
normalized: ~ [E [true U 1<=p12]]
abstracting: (1<=p12)
states: 129,934,811,447,123,020,117,172,145,698,449,000 (35)
-> the formula is FALSE
FORMULA DLCshifumi-PT-3a-ReachabilityCardinality-09 FALSE TECHNIQUES SEQUENTIAL_PROCESSING DECISION_DIAGRAMS UNFOLDING_TO_PT
MC time: 0m 0.284sec
checking: AG [p205<=p420]
normalized: ~ [E [true U ~ [p205<=p420]]]
abstracting: (p205<=p420)
states: 909,543,680,129,861,140,820,205,019,889,143,001 (35)
-> the formula is TRUE
FORMULA DLCshifumi-PT-3a-ReachabilityCardinality-00 TRUE TECHNIQUES SEQUENTIAL_PROCESSING DECISION_DIAGRAMS UNFOLDING_TO_PT
MC time: 0m 0.012sec
checking: EF [~ [p199<=p395]]
normalized: E [true U ~ [p199<=p395]]
abstracting: (p199<=p395)
states: 909,543,680,129,861,140,820,205,019,889,143,001 (35)
-> the formula is FALSE
FORMULA DLCshifumi-PT-3a-ReachabilityCardinality-02 FALSE TECHNIQUES SEQUENTIAL_PROCESSING DECISION_DIAGRAMS UNFOLDING_TO_PT
MC time: 0m 0.012sec
checking: AG [p22<=p107]
normalized: ~ [E [true U ~ [p22<=p107]]]
abstracting: (p22<=p107)
states: 798,170,984,603,755,695,005,486,037,861,901,001 (35)
-> the formula is FALSE
FORMULA DLCshifumi-PT-3a-ReachabilityCardinality-04 FALSE TECHNIQUES SEQUENTIAL_PROCESSING DECISION_DIAGRAMS UNFOLDING_TO_PT
MC time: 0m 0.162sec
checking: AG [p308<=p373]
normalized: ~ [E [true U ~ [p308<=p373]]]
abstracting: (p308<=p373)
states: 909,543,680,129,861,140,820,205,019,889,143,001 (35)
-> the formula is TRUE
FORMULA DLCshifumi-PT-3a-ReachabilityCardinality-08 TRUE TECHNIQUES SEQUENTIAL_PROCESSING DECISION_DIAGRAMS UNFOLDING_TO_PT
MC time: 0m 0.012sec
checking: AG [p437<=p328]
normalized: ~ [E [true U ~ [p437<=p328]]]
abstracting: (p437<=p328)
states: 909,543,680,129,861,140,820,205,019,889,143,001 (35)
-> the formula is TRUE
FORMULA DLCshifumi-PT-3a-ReachabilityCardinality-10 TRUE TECHNIQUES SEQUENTIAL_PROCESSING DECISION_DIAGRAMS UNFOLDING_TO_PT
MC time: 0m 0.013sec
checking: EF [[p292<=p512 & 3<=p418]]
normalized: E [true U [p292<=p512 & 3<=p418]]
abstracting: (3<=p418)
states: 0
abstracting: (p292<=p512)
states: 909,543,680,129,861,140,820,205,019,889,143,001 (35)
-> the formula is FALSE
FORMULA DLCshifumi-PT-3a-ReachabilityCardinality-11 FALSE TECHNIQUES SEQUENTIAL_PROCESSING DECISION_DIAGRAMS UNFOLDING_TO_PT
MC time: 0m 0.014sec
checking: AG [~ [~ [[p145<=p154 | 2<=p264]]]]
normalized: ~ [E [true U ~ [[p145<=p154 | 2<=p264]]]]
abstracting: (2<=p264)
states: 0
abstracting: (p145<=p154)
states: 798,170,984,603,755,695,005,486,037,861,901,001 (35)
-> the formula is FALSE
FORMULA DLCshifumi-PT-3a-ReachabilityCardinality-12 FALSE TECHNIQUES SEQUENTIAL_PROCESSING DECISION_DIAGRAMS UNFOLDING_TO_PT
MC time: 0m 0.226sec
checking: EF [~ [[~ [p287<=p36] | ~ [3<=p89]]]]
normalized: E [true U ~ [[~ [p287<=p36] | ~ [3<=p89]]]]
abstracting: (3<=p89)
states: 0
abstracting: (p287<=p36)
states: 831,582,793,261,587,328,749,901,732,470,073,601 (35)
-> the formula is FALSE
FORMULA DLCshifumi-PT-3a-ReachabilityCardinality-13 FALSE TECHNIQUES SEQUENTIAL_PROCESSING DECISION_DIAGRAMS UNFOLDING_TO_PT
MC time: 0m 0.014sec
checking: AG [[p4<=p404 | ~ [~ [p475<=p161]]]]
normalized: ~ [E [true U ~ [[p4<=p404 | p475<=p161]]]]
abstracting: (p475<=p161)
states: 129,934,811,447,123,020,117,172,145,698,449,001 (35)
abstracting: (p4<=p404)
states: 909,543,680,129,861,140,820,205,019,889,143,001 (35)
-> the formula is TRUE
FORMULA DLCshifumi-PT-3a-ReachabilityCardinality-03 TRUE TECHNIQUES SEQUENTIAL_PROCESSING DECISION_DIAGRAMS UNFOLDING_TO_PT
MC time: 0m 0.014sec
checking: EF [[3<=p343 & [p54<=p321 & 2<=p173]]]
normalized: E [true U [3<=p343 & [p54<=p321 & 2<=p173]]]
abstracting: (2<=p173)
states: 0
abstracting: (p54<=p321)
states: 909,543,680,129,861,140,820,205,019,889,143,001 (35)
abstracting: (3<=p343)
states: 0
-> the formula is FALSE
FORMULA DLCshifumi-PT-3a-ReachabilityCardinality-06 FALSE TECHNIQUES SEQUENTIAL_PROCESSING DECISION_DIAGRAMS UNFOLDING_TO_PT
MC time: 0m 0.014sec
checking: AG [~ [[~ [p358<=p529] | [p367<=p347 & 1<=p26]]]]
normalized: ~ [E [true U [~ [p358<=p529] | [p367<=p347 & 1<=p26]]]]
abstracting: (1<=p26)
states: 129,934,811,447,123,020,117,172,145,698,449,000 (35)
abstracting: (p367<=p347)
states: 909,543,680,129,861,140,820,205,019,889,143,001 (35)
abstracting: (p358<=p529)
states: 909,543,680,129,861,140,820,205,019,889,143,001 (35)
-> the formula is FALSE
FORMULA DLCshifumi-PT-3a-ReachabilityCardinality-01 FALSE TECHNIQUES SEQUENTIAL_PROCESSING DECISION_DIAGRAMS UNFOLDING_TO_PT
MC time: 0m 0.084sec
checking: EF [~ [[[p60<=p440 & p166<=p159] | ~ [2<=p46]]]]
normalized: E [true U ~ [[~ [2<=p46] | [p60<=p440 & p166<=p159]]]]
abstracting: (p166<=p159)
states: 798,170,984,603,755,695,005,486,037,861,901,001 (35)
abstracting: (p60<=p440)
states: 909,543,680,129,861,140,820,205,019,889,143,001 (35)
abstracting: (2<=p46)
states: 0
-> the formula is FALSE
FORMULA DLCshifumi-PT-3a-ReachabilityCardinality-05 FALSE TECHNIQUES SEQUENTIAL_PROCESSING DECISION_DIAGRAMS UNFOLDING_TO_PT
MC time: 0m 0.015sec
checking: AG [[[[1<=p206 | 1<=p14] | ~ [2<=p528]] & [~ [2<=p159] | [p501<=p256 & 2<=p427]]]]
normalized: ~ [E [true U ~ [[[[p501<=p256 & 2<=p427] | ~ [2<=p159]] & [[1<=p206 | 1<=p14] | ~ [2<=p528]]]]]]
abstracting: (2<=p528)
states: 0
abstracting: (1<=p14)
states: 129,934,811,447,123,020,117,172,145,698,449,000 (35)
abstracting: (1<=p206)
states: 129,934,811,447,123,020,117,172,145,698,449,000 (35)
abstracting: (2<=p159)
states: 0
abstracting: (2<=p427)
states: 0
abstracting: (p501<=p256)
states: 129,934,811,447,123,020,117,172,145,698,449,001 (35)
-> the formula is TRUE
FORMULA DLCshifumi-PT-3a-ReachabilityCardinality-14 TRUE TECHNIQUES SEQUENTIAL_PROCESSING DECISION_DIAGRAMS UNFOLDING_TO_PT
MC time: 0m 0.017sec
checking: EF [[~ [~ [3<=p229]] & [[p346<=p276 & p377<=p107] | [p291<=p420 & 2<=p394]]]]
normalized: E [true U [3<=p229 & [[p346<=p276 & p377<=p107] | [p291<=p420 & 2<=p394]]]]
abstracting: (2<=p394)
states: 0
abstracting: (p291<=p420)
states: 909,543,680,129,861,140,820,205,019,889,143,001 (35)
abstracting: (p377<=p107)
states: 129,934,811,447,123,020,117,172,145,698,449,001 (35)
abstracting: (p346<=p276)
states: 90,954,368,012,986,114,082,020,501,988,914,301 (34)
abstracting: (3<=p229)
states: 0
-> the formula is FALSE
FORMULA DLCshifumi-PT-3a-ReachabilityCardinality-15 FALSE TECHNIQUES SEQUENTIAL_PROCESSING DECISION_DIAGRAMS UNFOLDING_TO_PT
MC time: 0m 0.006sec
totally nodes used: 559820(5.6e+05)
number of garbage collections: 0
fire ops cache: hits/miss/sum: 2310125 3388292 5698417
used/not used/entry size/cache size: 3270472 63838392 16 1024MB
basic ops cache: hits/miss/sum: 534656 582200 1116856
used/not used/entry size/cache size: 1138223 15638993 12 192MB
unary ops cache: hits/miss/sum: 0 0 0
used/not used/entry size/cache size: 0 8388608 8 64MB
abstract ops cache: hits/miss/sum: 0 0 0
used/not used/entry size/cache size: 0 8388608 12 96MB
state nr cache: hits/miss/sum: 1692 2198 3890
used/not used/entry size/cache size: 2196 2094956 32 64MB
max state cache: hits/miss/sum: 0 0 0
used/not used/entry size/cache size: 0 8388608 32 256MB
uniqueHash elements/entry size/size: 67108864 4 256MB
0 66551192
1 555531
2 2134
3 7
4 0
5 0
6 0
7 0
8 0
9 0
>= 10 0
Total processing time: 0m 3.896sec
............................
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCshifumi-PT-3a"
export BK_EXAMINATION="ReachabilityCardinality"
export BK_TOOL="irma4mcc-full"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
tar xzf /home/mcc/BenchKit/INPUTS/DLCshifumi-PT-3a.tgz
mv DLCshifumi-PT-3a execution
cd execution
pwd
ls -lh
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-3637"
echo " Executing tool irma4mcc-full"
echo " Input is DLCshifumi-PT-3a, examination is ReachabilityCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r066-smll-152649737200173"
echo "====================================================================="
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "ReachabilityCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "ReachabilityCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "ReachabilityCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property ReachabilityCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "ReachabilityCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;