Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Waiting for the VM to be ready (probing ssh)
...............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
/home/mcc/execution
total 500K
-rw-r--r-- 1 mcc users 3.9K May 15 18:54 CTLCardinality.txt
-rw-r--r-- 1 mcc users 23K May 15 18:54 CTLCardinality.xml
-rw-r--r-- 1 mcc users 2.7K May 15 18:54 CTLFireability.txt
-rw-r--r-- 1 mcc users 19K May 15 18:54 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.0K May 15 18:50 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 5.9K May 15 18:50 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 2.2K May 15 18:54 LTLCardinality.txt
-rw-r--r-- 1 mcc users 9.0K May 15 18:54 LTLCardinality.xml
-rw-r--r-- 1 mcc users 1.8K May 15 18:54 LTLFireability.txt
-rw-r--r-- 1 mcc users 8.2K May 15 18:54 LTLFireability.xml
-rw-r--r-- 1 mcc users 3.6K May 15 18:54 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 19K May 15 18:54 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 106 May 15 18:54 ReachabilityDeadlock.txt
-rw-r--r-- 1 mcc users 344 May 15 18:54 ReachabilityDeadlock.xml
-rw-r--r-- 1 mcc users 2.8K May 15 18:54 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 17K May 15 18:54 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K May 15 18:54 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K May 15 18:54 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 15 18:50 equiv_col
-rw-r--r-- 1 mcc users 4 May 15 18:50 instance
-rw-r--r-- 1 mcc users 6 May 15 18:50 iscolored
-rw-r--r-- 1 mcc users 325K May 15 18:50 model.pnml
=====================================================================
Generated by BenchKit 2-3637
Executing tool irma4mcc-full
Input is DLCround-PT-06a, examination is UpperBounds
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r066-smll-152649737000044
=====================================================================

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of positive values
NUM_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME DLCround-PT-06a-UpperBounds-00
FORMULA_NAME DLCround-PT-06a-UpperBounds-01
FORMULA_NAME DLCround-PT-06a-UpperBounds-02
FORMULA_NAME DLCround-PT-06a-UpperBounds-03
FORMULA_NAME DLCround-PT-06a-UpperBounds-04
FORMULA_NAME DLCround-PT-06a-UpperBounds-05
FORMULA_NAME DLCround-PT-06a-UpperBounds-06
FORMULA_NAME DLCround-PT-06a-UpperBounds-07
FORMULA_NAME DLCround-PT-06a-UpperBounds-08
FORMULA_NAME DLCround-PT-06a-UpperBounds-09
FORMULA_NAME DLCround-PT-06a-UpperBounds-10
FORMULA_NAME DLCround-PT-06a-UpperBounds-11
FORMULA_NAME DLCround-PT-06a-UpperBounds-12
FORMULA_NAME DLCround-PT-06a-UpperBounds-13
FORMULA_NAME DLCround-PT-06a-UpperBounds-14
FORMULA_NAME DLCround-PT-06a-UpperBounds-15

=== Now, execution of the tool begins

BK_START 1526623791711


BK_STOP 1526623806143

--------------------
content from stderr:

Prefix is 65b80f64.
Reading known information in /usr/share/mcc4mcc/65b80f64-known.json.
Reading learned information in /usr/share/mcc4mcc/65b80f64-learned.json.
Reading value translations in /usr/share/mcc4mcc/65b80f64-values.json.
Using directory /home/mcc/execution for input, as it contains a model.pnml file.
Using DLCround-PT-06a as instance name.
Using DLCround as model name.
Using algorithm or tool decision-tree.
Model characteristics are: {'Examination': 'UpperBounds', 'Place/Transition': True, 'Colored': False, 'Relative-Time': 1, 'Relative-Memory': 1, 'Ordinary': True, 'Simple Free Choice': False, 'Extended Free Choice': False, 'State Machine': False, 'Marked Graph': False, 'Connected': True, 'Strongly Connected': False, 'Source Place': True, 'Sink Place': False, 'Source Transition': False, 'Sink Transition': False, 'Loop Free': None, 'Conservative': False, 'Sub-Conservative': False, 'Nested Units': True, 'Safe': True, 'Deadlock': None, 'Reversible': None, 'Quasi Live': None, 'Live': None}.
Known tools are: [{'Time': 3586, 'Memory': 319.89, 'Tool': 'itstools'}, {'Time': 5579, 'Memory': 2210.39, 'Tool': 'marcie'}, {'Time': 36806, 'Memory': 864.6, 'Tool': 'gspn'}, {'Time': 3540245, 'Memory': 8939.91, 'Tool': 'lola'}].
Learned tools are: [{'Tool': 'gspn'}].
Learned tool gspn is 10.263803680981596x far from the best tool itstools.
UpperBounds itstools DLCround-PT-06a...
May 18, 2018 6:10:01 AM fr.lip6.move.gal.application.Application start
INFO: Running its-tools with arguments : [-z3path, /usr/bin/z3, -yices2path, /usr/bin/yices, -ltsminpath, /usr/bin, -smt, -its, -pnfolder, /mcc-data, -examination, UpperBounds]
May 18, 2018 6:10:01 AM fr.lip6.move.gal.application.MccTranslator transformPNML
INFO: Parsing pnml file : /mcc-data/model.pnml
May 18, 2018 6:10:01 AM fr.lip6.move.gal.nupn.PTNetReader loadFromXML
INFO: Load time of PNML (sax parser for PT used): 167 ms
May 18, 2018 6:10:01 AM fr.lip6.move.gal.pnml.togal.PTGALTransformer handlePage
INFO: Transformed 197 places.
May 18, 2018 6:10:02 AM fr.lip6.move.gal.pnml.togal.PTGALTransformer handlePage
INFO: Transformed 1313 transitions.
May 18, 2018 6:10:02 AM fr.lip6.move.gal.pnml.togal.PnmlToGalTransformer transform
INFO: Found NUPN structural information;
May 18, 2018 6:10:02 AM fr.lip6.move.serialization.SerializationUtil systemToFile
INFO: Time to serialize gal into /mcc-data/model.pnml.img.gal : 60 ms
May 18, 2018 6:10:02 AM fr.lip6.move.gal.application.MccTranslator applyOrder
INFO: Applying decomposition
May 18, 2018 6:10:02 AM fr.lip6.move.gal.instantiate.CompositeBuilder decomposeWithOrder
INFO: Decomposing Gal with order
May 18, 2018 6:10:02 AM fr.lip6.move.gal.instantiate.GALRewriter flatten
INFO: Flatten gal took : 335 ms
May 18, 2018 6:10:02 AM fr.lip6.move.gal.instantiate.CompositeBuilder rewriteArraysToAllowPartition
INFO: Rewriting arrays to variables to allow decomposition.
May 18, 2018 6:10:03 AM fr.lip6.move.gal.instantiate.Instantiator fuseIsomorphicEffects
INFO: Removed a total of 2062 redundant transitions.
May 18, 2018 6:10:03 AM fr.lip6.move.serialization.SerializationUtil systemToFile
INFO: Time to serialize gal into /mcc-data/UpperBounds.pnml.gal : 15 ms
May 18, 2018 6:10:03 AM fr.lip6.move.serialization.SerializationUtil serializePropertiesForITSTools
INFO: Time to serialize properties into /mcc-data/UpperBounds.prop : 1 ms
Invoking ITS tools like this :CommandLine [args=[/usr/share/itscl/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.201804131302/bin/its-reach-linux64, --gc-threshold, 2000000, --quiet, -i, /mcc-data/UpperBounds.pnml.gal, -t, CGAL, -reachable-file, UpperBounds.prop, --nowitness], workingDir=/mcc-data]

its-reach command run as :

/usr/share/itscl/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.201804131302/bin/its-reach-linux64 --gc-threshold 2000000 --quiet -i /mcc-data/UpperBounds.pnml.gal -t CGAL -reachable-file UpperBounds.prop --nowitness
Loading property file UpperBounds.prop.
Read [bounds] property : DLCround-PT-06a-UpperBounds-00 with value :u11.p96
Read [bounds] property : DLCround-PT-06a-UpperBounds-01 with value :u10.p87
Read [bounds] property : DLCround-PT-06a-UpperBounds-02 with value :u4.p24
Read [bounds] property : DLCround-PT-06a-UpperBounds-03 with value :u9.p76
Read [bounds] property : DLCround-PT-06a-UpperBounds-04 with value :u40.p127
Read [bounds] property : DLCround-PT-06a-UpperBounds-05 with value :u11.p94
Read [bounds] property : DLCround-PT-06a-UpperBounds-06 with value :u109.p196
Read [bounds] property : DLCround-PT-06a-UpperBounds-07 with value :u2.p10
Read [bounds] property : DLCround-PT-06a-UpperBounds-08 with value :u69.p156
Read [bounds] property : DLCround-PT-06a-UpperBounds-09 with value :u3.p17
Read [bounds] property : DLCround-PT-06a-UpperBounds-10 with value :u6.p42
Read [bounds] property : DLCround-PT-06a-UpperBounds-11 with value :u2.p13
Read [bounds] property : DLCround-PT-06a-UpperBounds-12 with value :u26.p113
Read [bounds] property : DLCround-PT-06a-UpperBounds-13 with value :u52.p139
Read [bounds] property : DLCround-PT-06a-UpperBounds-14 with value :u10.p86
Read [bounds] property : DLCround-PT-06a-UpperBounds-15 with value :u65.p152
built 197 ordering constraints for composite.
Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCround\_PT\_06a\_flat\_mod,2.401e+10,0.48,9104,226,21,2545,609,1405,2192,68,751,0
Total reachable state count : 24010000001

Verifying 16 reachability properties.
Min sum of variable value : 0
Maximum sum along a path : 1
Bounds property DLCround-PT-06a-UpperBounds-00 :0 <= u11.p96 <= 1
FORMULA DLCround-PT-06a-UpperBounds-00 1 TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL USE_NUPN

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCround-PT-06a-UpperBounds-00,0,0.522624,9104,1,0,2545,609,2069,2192,87,751,6901
Min sum of variable value : 0
Maximum sum along a path : 1
Bounds property DLCround-PT-06a-UpperBounds-01 :0 <= u10.p87 <= 1
FORMULA DLCround-PT-06a-UpperBounds-01 1 TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL USE_NUPN

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCround-PT-06a-UpperBounds-01,0,0.590665,9168,1,0,2545,609,2274,2192,100,751,6987
Min sum of variable value : 0
Maximum sum along a path : 1
Bounds property DLCround-PT-06a-UpperBounds-02 :0 <= u4.p24 <= 1
FORMULA DLCround-PT-06a-UpperBounds-02 1 TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL USE_NUPN

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCround-PT-06a-UpperBounds-02,0,0.652973,9168,1,0,2545,609,2517,2192,115,751,7194
Min sum of variable value : 0
Maximum sum along a path : 1
Bounds property DLCround-PT-06a-UpperBounds-03 :0 <= u9.p76 <= 1
FORMULA DLCround-PT-06a-UpperBounds-03 1 TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL USE_NUPN

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCround-PT-06a-UpperBounds-03,0,0.713134,9168,1,0,2545,609,2689,2192,115,751,7295
Min sum of variable value : 0
Maximum sum along a path : 1
Bounds property DLCround-PT-06a-UpperBounds-04 :0 <= u40.p127 <= 1
FORMULA DLCround-PT-06a-UpperBounds-04 1 TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL USE_NUPN

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCround-PT-06a-UpperBounds-04,0,0.773649,9168,1,0,2545,609,2836,2192,119,751,7550
Min sum of variable value : 0
Maximum sum along a path : 1
Bounds property DLCround-PT-06a-UpperBounds-05 :0 <= u11.p94 <= 1
FORMULA DLCround-PT-06a-UpperBounds-05 1 TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL USE_NUPN

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCround-PT-06a-UpperBounds-05,0,0.815938,9168,1,0,2545,609,3029,2192,128,751,7613
Min sum of variable value : 0
Maximum sum along a path : 1
Bounds property DLCround-PT-06a-UpperBounds-06 :0 <= u109.p196 <= 1
FORMULA DLCround-PT-06a-UpperBounds-06 1 TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL USE_NUPN

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCround-PT-06a-UpperBounds-06,0,0.880682,9168,1,0,2545,609,3277,2192,128,751,7928
Min sum of variable value : 0
Maximum sum along a path : 1
Bounds property DLCround-PT-06a-UpperBounds-07 :0 <= u2.p10 <= 1
FORMULA DLCround-PT-06a-UpperBounds-07 1 TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL USE_NUPN

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCround-PT-06a-UpperBounds-07,0,0.940229,9168,1,0,2545,609,3404,2192,128,751,8147
Min sum of variable value : 0
Maximum sum along a path : 1
Bounds property DLCround-PT-06a-UpperBounds-08 :0 <= u69.p156 <= 1
FORMULA DLCround-PT-06a-UpperBounds-08 1 TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL USE_NUPN

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCround-PT-06a-UpperBounds-08,0,1.00139,9168,1,0,2545,609,3582,2192,128,751,8236
Min sum of variable value : 0
Maximum sum along a path : 1
Bounds property DLCround-PT-06a-UpperBounds-09 :0 <= u3.p17 <= 1
FORMULA DLCround-PT-06a-UpperBounds-09 1 TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL USE_NUPN

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCround-PT-06a-UpperBounds-09,0,1.06394,9168,1,0,2545,609,3698,2192,128,751,8449
Min sum of variable value : 0
Maximum sum along a path : 1
Bounds property DLCround-PT-06a-UpperBounds-10 :0 <= u6.p42 <= 1
FORMULA DLCround-PT-06a-UpperBounds-10 1 TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL USE_NUPN

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCround-PT-06a-UpperBounds-10,0,1.12574,9168,1,0,2545,609,3844,2192,146,751,8606
Min sum of variable value : 0
Maximum sum along a path : 1
Bounds property DLCround-PT-06a-UpperBounds-11 :0 <= u2.p13 <= 1
FORMULA DLCround-PT-06a-UpperBounds-11 1 TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL USE_NUPN

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCround-PT-06a-UpperBounds-11,0,1.18629,9168,1,0,2545,609,3958,2192,151,751,8827
Min sum of variable value : 0
Maximum sum along a path : 1
Bounds property DLCround-PT-06a-UpperBounds-12 :0 <= u26.p113 <= 1
FORMULA DLCround-PT-06a-UpperBounds-12 1 TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL USE_NUPN

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCround-PT-06a-UpperBounds-12,0,1.2468,9168,1,0,2545,609,4088,2192,151,751,9012
Min sum of variable value : 0
Maximum sum along a path : 1
Bounds property DLCround-PT-06a-UpperBounds-13 :0 <= u52.p139 <= 1
FORMULA DLCround-PT-06a-UpperBounds-13 1 TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL USE_NUPN

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCround-PT-06a-UpperBounds-13,0,1.30772,9168,1,0,2545,609,4247,2192,151,751,9139
Min sum of variable value : 0
Maximum sum along a path : 1
Bounds property DLCround-PT-06a-UpperBounds-14 :0 <= u10.p86 <= 1
FORMULA DLCround-PT-06a-UpperBounds-14 1 TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL USE_NUPN

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCround-PT-06a-UpperBounds-14,0,1.36963,9168,1,0,2545,609,4428,2192,151,751,9222
Min sum of variable value : 0
Maximum sum along a path : 1
Bounds property DLCround-PT-06a-UpperBounds-15 :0 <= u65.p152 <= 1
FORMULA DLCround-PT-06a-UpperBounds-15 1 TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL USE_NUPN

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
DLCround-PT-06a-UpperBounds-15,0,1.43054,9168,1,0,2545,609,4602,2192,151,751,9319

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCround-PT-06a"
export BK_EXAMINATION="UpperBounds"
export BK_TOOL="irma4mcc-full"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

tar xzf /home/mcc/BenchKit/INPUTS/DLCround-PT-06a.tgz
mv DLCround-PT-06a execution
cd execution
pwd
ls -lh

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-3637"
echo " Executing tool irma4mcc-full"
echo " Input is DLCround-PT-06a, examination is UpperBounds"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r066-smll-152649737000044"
echo "====================================================================="
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "UpperBounds" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "UpperBounds" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "UpperBounds.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property UpperBounds.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "UpperBounds.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' UpperBounds.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;