fond
Model Checking Contest 2018
8th edition, Bratislava, Slovakia, June 26, 2018
Execution of r066-smll-152649737000014
Last Updated
June 26, 2018

About the Execution of Irma.full for DLCround-PT-03b

Execution Summary
Max Memory
Used (MB)
Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
2737.720 226271.00 447050.00 1335.90 ???????????????? normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Waiting for the VM to be ready (probing ssh)
..................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
/home/mcc/execution
total 600K
-rw-r--r-- 1 mcc users 3.6K May 15 18:54 CTLCardinality.txt
-rw-r--r-- 1 mcc users 21K May 15 18:54 CTLCardinality.xml
-rw-r--r-- 1 mcc users 2.6K May 15 18:54 CTLFireability.txt
-rw-r--r-- 1 mcc users 18K May 15 18:54 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.0K May 15 18:50 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 5.9K May 15 18:50 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 2.3K May 15 18:54 LTLCardinality.txt
-rw-r--r-- 1 mcc users 9.8K May 15 18:54 LTLCardinality.xml
-rw-r--r-- 1 mcc users 1.8K May 15 18:54 LTLFireability.txt
-rw-r--r-- 1 mcc users 9.0K May 15 18:54 LTLFireability.xml
-rw-r--r-- 1 mcc users 3.1K May 15 18:54 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 14K May 15 18:54 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 106 May 15 18:54 ReachabilityDeadlock.txt
-rw-r--r-- 1 mcc users 344 May 15 18:54 ReachabilityDeadlock.xml
-rw-r--r-- 1 mcc users 2.9K May 15 18:54 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 19K May 15 18:54 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K May 15 18:54 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K May 15 18:54 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 15 18:50 equiv_col
-rw-r--r-- 1 mcc users 4 May 15 18:50 instance
-rw-r--r-- 1 mcc users 6 May 15 18:50 iscolored
-rw-r--r-- 1 mcc users 432K May 15 18:50 model.pnml
=====================================================================
Generated by BenchKit 2-3637
Executing tool irma4mcc-full
Input is DLCround-PT-03b, examination is ReachabilityFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r066-smll-152649737000014
=====================================================================


--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME DLCround-PT-03b-ReachabilityFireability-00
FORMULA_NAME DLCround-PT-03b-ReachabilityFireability-01
FORMULA_NAME DLCround-PT-03b-ReachabilityFireability-02
FORMULA_NAME DLCround-PT-03b-ReachabilityFireability-03
FORMULA_NAME DLCround-PT-03b-ReachabilityFireability-04
FORMULA_NAME DLCround-PT-03b-ReachabilityFireability-05
FORMULA_NAME DLCround-PT-03b-ReachabilityFireability-06
FORMULA_NAME DLCround-PT-03b-ReachabilityFireability-07
FORMULA_NAME DLCround-PT-03b-ReachabilityFireability-08
FORMULA_NAME DLCround-PT-03b-ReachabilityFireability-09
FORMULA_NAME DLCround-PT-03b-ReachabilityFireability-10
FORMULA_NAME DLCround-PT-03b-ReachabilityFireability-11
FORMULA_NAME DLCround-PT-03b-ReachabilityFireability-12
FORMULA_NAME DLCround-PT-03b-ReachabilityFireability-13
FORMULA_NAME DLCround-PT-03b-ReachabilityFireability-14
FORMULA_NAME DLCround-PT-03b-ReachabilityFireability-15

=== Now, execution of the tool begins

BK_START 1526621571278


BK_STOP 1526621797549

--------------------
content from stderr:

Prefix is 65b80f64.
Reading known information in /usr/share/mcc4mcc/65b80f64-known.json.
Reading learned information in /usr/share/mcc4mcc/65b80f64-learned.json.
Reading value translations in /usr/share/mcc4mcc/65b80f64-values.json.
Using directory /home/mcc/execution for input, as it contains a model.pnml file.
Using DLCround-PT-03b as instance name.
Using DLCround as model name.
Using algorithm or tool decision-tree.
Model characteristics are: {'Examination': 'ReachabilityFireability', 'Place/Transition': True, 'Colored': False, 'Relative-Time': 1, 'Relative-Memory': 1, 'Ordinary': True, 'Simple Free Choice': False, 'Extended Free Choice': False, 'State Machine': False, 'Marked Graph': False, 'Connected': True, 'Strongly Connected': False, 'Source Place': True, 'Sink Place': False, 'Source Transition': False, 'Sink Transition': False, 'Loop Free': None, 'Conservative': False, 'Sub-Conservative': False, 'Nested Units': True, 'Safe': True, 'Deadlock': None, 'Reversible': None, 'Quasi Live': None, 'Live': None}.
Known tools are: [{'Time': 328, 'Memory': 111.57, 'Tool': 'lola'}, {'Time': 434131, 'Memory': 11792.02, 'Tool': 'itstools'}].
Learned tools are: [{'Tool': 'lola'}].
Learned tool lola is 1.0x far from the best tool lola.
ReachabilityFireability lola DLCround-PT-03b...
----- Start make prepare stderr -----

Time: 3600 - MCC
----- Start make prepare stdout -----
===========================================================================================
DLCround-PT-03b: translating PT Petri net model.pnml into LoLA format
===========================================================================================
translating PT Petri net complete


checking for too many tokens
===========================================================================================
DLCround-PT-03b: translating PT formula ReachabilityFireability into LoLA format
===========================================================================================
translating formula complete
touch formulae;
----- Start make result stdout -----
----- Start make result stderr -----
ReachabilityFireability @ DLCround-PT-03b @ 3540 seconds
Makefile:222: recipe for target 'verify' failed
----- Start make result stdout -----
make: [verify] Error 134 (ignored)
----- Start make result stderr -----
lola: LoLA will run for 3540 seconds at most (--timelimit)
lola: NET
lola: reading net from model.pnml.lola
lola: finished parsing
lola: closed net file model.pnml.lola
lola: 3270/65536 symbol table entries, 6 collisions
lola: preprocessing...
lola: finding significant places
lola: 1383 places, 1887 transitions, 1331 significant places
lola: computing forward-conflicting sets
lola: computing back-conflicting sets
lola: 2418 transition conflict sets
lola: TASK
lola: reading formula from DLCround-PT-03b-ReachabilityFireability.task
lola: A (G ((NOT FIREABLE(t277) OR NOT FIREABLE(t1598) OR (NOT FIREABLE(t1495) AND NOT FIREABLE(t728)) OR NOT FIREABLE(t1204)))) : E (F (((((FIREABLE(t1509) AND FIREABLE(t228)) OR (FIREABLE(t1356) AND FIREABLE(t1629))) AND FIREABLE(t1159)) OR ((FIREABLE(t877) OR FIREABLE(t810)) AND NOT FIREABLE(t1588) AND FIREABLE(t1752))))) : E (F ((FIREABLE(t1833) AND FIREABLE(t1446) AND (NOT FIREABLE(t1814) OR NOT FIREABLE(t213) OR NOT FIREABLE(t1748))))) : E (F ((FIREABLE(t128) OR FIREABLE(t465) OR (FIREABLE(t1768) AND (FIREABLE(t1364) OR NOT FIREABLE(t1820)))))) : E (F ((NOT FIREABLE(t30) AND NOT FIREABLE(t46) AND FIREABLE(t318) AND FIREABLE(t1533)))) : E (F (((NOT FIREABLE(t1141) AND NOT FIREABLE(t687) AND (FIREABLE(t1271) OR FIREABLE(t1826)) AND NOT FIREABLE(t252)) OR FIREABLE(t717)))) : E (F ((((FIREABLE(t477) AND FIREABLE(t1093)) OR (FIREABLE(t611) AND FIREABLE(t229))) AND FIREABLE(t1568) AND NOT FIREABLE(t722) AND NOT FIREABLE(t1434)))) : E (F (FIREABLE(t867))) : E (F (((FIREABLE(t117) AND FIREABLE(t602) AND FIREABLE(t787) AND FIREABLE(t1562)) OR FIREABLE(t1544) OR (NOT FIREABLE(t1532) AND NOT FIREABLE(t1256) AND FIREABLE(t1079))))) : A (G (NOT FIREABLE(t470))) : A (G ((FIREABLE(t536) OR NOT FIREABLE(t814)))) : E (F ((FIREABLE(t1326) AND FIREABLE(t655) AND (FIREABLE(t1642) OR FIREABLE(t1268)) AND FIREABLE(t702) AND ((FIREABLE(t700) AND FIREABLE(t1161) AND NOT FIREABLE(t772)) OR FIREABLE(t509))))) : A (G (NOT FIREABLE(t1381))) : E (F (((FIREABLE(t1057) AND FIREABLE(t1459) AND NOT FIREABLE(t1633)) OR (FIREABLE(t437) AND NOT FIREABLE(t854)) OR (FIREABLE(t856) AND NOT FIREABLE(t1093) AND NOT FIREABLE(t569) AND NOT FIREABLE(t1753))))) : A (G (((FIREABLE(t620) OR (NOT FIREABLE(t881) AND NOT FIREABLE(t902))) AND (NOT FIREABLE(t49) OR NOT FIREABLE(t461) OR (NOT FIREABLE(t1149) AND NOT FIREABLE(t1458)))))) : E (F (((FIREABLE(t105) AND FIREABLE(t434)) OR (NOT FIREABLE(t1599) AND NOT FIREABLE(t1879) AND FIREABLE(t1347)))))
lola: computing a collection of formulas
lola: RUNNING
lola: subprocess 0 will run for 221 seconds at most (--localtimelimit=-1)
lola: ========================================
lola: ...considering subproblem: A (G ((NOT FIREABLE(t277) OR NOT FIREABLE(t1598) OR (NOT FIREABLE(t1495) AND NOT FIREABLE(t728)) OR NOT FIREABLE(t1204))))
lola: ========================================
lola: SUBTASK
lola: checking invariance
lola: Planning: workflow for reachability check: stateequation||search (--findpath=off)
lola: STORE
lola: using a bit-perfect encoder (--encoder=bit)
lola: using 168 bytes per marking, with 13 unused bits
lola: using a prefix tree store (--store=prefix)
lola: SEARCH (state space)
lola: state space: using reachability graph (--search=depth)
lola: state space: using reachability preserving stubborn set method with insertion algorithm (--stubborn=tarjan)
lola: RUNNING
lola: state equation: Generated DNF with 11 literals and 2 conjunctive subformulas
lola: state equation: write sara problem file to DLCround-PT-03b-ReachabilityFireability.sara
lola: state equation: calling and running sara
sara: try reading problem file DLCround-PT-03b-ReachabilityFireability.sara.
sara: place or transition ordering is non-deterministic
lola: sara is running 0 secs || 119229 markings, 146376 edges, 23846 markings/sec, 0 secs
lola: sara is running 5 secs || 246970 markings, 303054 edges, 25548 markings/sec, 5 secs
lola: sara is running 10 secs || 371582 markings, 456847 edges, 24922 markings/sec, 10 secs
lola: sara is running 15 secs || 499781 markings, 614719 edges, 25640 markings/sec, 15 secs
lola: sara is running 20 secs || 624280 markings, 766597 edges, 24900 markings/sec, 20 secs
lola: sara is running 25 secs || 749541 markings, 920748 edges, 25052 markings/sec, 25 secs
lola: sara is running 30 secs || 878032 markings, 1079107 edges, 25698 markings/sec, 30 secs
lola: sara is running 35 secs || 1007537 markings, 1238035 edges, 25901 markings/sec, 35 secs
lola: sara is running 40 secs || 1134540 markings, 1394444 edges, 25401 markings/sec, 40 secs
lola: sara is running 45 secs || 1259505 markings, 1546634 edges, 24993 markings/sec, 45 secs
lola: sara is running 50 secs || 1425048 markings, 1742241 edges, 33109 markings/sec, 50 secs
lola: sara is running 55 secs || 1622652 markings, 1970677 edges, 39521 markings/sec, 55 secs
lola: sara is running 60 secs || 1781334 markings, 2158874 edges, 31736 markings/sec, 60 secs
lola: sara is running 65 secs || 1906431 markings, 2312711 edges, 25019 markings/sec, 65 secs
lola: sara is running 70 secs || 2033365 markings, 2469059 edges, 25387 markings/sec, 70 secs
lola: sara is running 75 secs || 2165497 markings, 2630842 edges, 26426 markings/sec, 75 secs
lola: sara is running 80 secs || 2326967 markings, 2822476 edges, 32294 markings/sec, 80 secs
lola: sara is running 85 secs || 2529703 markings, 3057028 edges, 40547 markings/sec, 85 secs
lola: sara is running 90 secs || 2658996 markings, 3215437 edges, 25859 markings/sec, 90 secs
lola: sara is running 95 secs || 2783453 markings, 3368431 edges, 24891 markings/sec, 95 secs
lola: sara is running 100 secs || 2905907 markings, 3517130 edges, 24491 markings/sec, 100 secs
lola: sara is running 105 secs || 3026939 markings, 3666266 edges, 24206 markings/sec, 105 secs
lola: sara is running 110 secs || 3156568 markings, 3826322 edges, 25926 markings/sec, 110 secs
lola: sara is running 115 secs || 3287687 markings, 3987777 edges, 26224 markings/sec, 115 secs
lola: sara is running 120 secs || 3416846 markings, 4145603 edges, 25832 markings/sec, 120 secs
lola: sara is running 125 secs || 3542869 markings, 4299143 edges, 25205 markings/sec, 125 secs
lola: sara is running 130 secs || 3672863 markings, 4458943 edges, 25999 markings/sec, 130 secs
lola: sara is running 135 secs || 3792377 markings, 4605075 edges, 23903 markings/sec, 135 secs
lola: sara is running 140 secs || 3939137 markings, 4780851 edges, 29352 markings/sec, 140 secs
lola: sara is running 145 secs || 4122559 markings, 4995218 edges, 36684 markings/sec, 145 secs
lola: sara is running 150 secs || 4250721 markings, 5152710 edges, 25632 markings/sec, 150 secs
lola: sara is running 155 secs || 4380719 markings, 5312525 edges, 26000 markings/sec, 155 secs
lola: sara is running 160 secs || 4505159 markings, 5464709 edges, 24888 markings/sec, 160 secs
lola: sara is running 165 secs || 4628629 markings, 5616326 edges, 24694 markings/sec, 165 secs
lola: sara is running 170 secs || 4752375 markings, 5767444 edges, 24749 markings/sec, 170 secs
lola: sara is running 175 secs || 4875808 markings, 5918980 edges, 24687 markings/sec, 175 secs
lola: sara is running 180 secs || 5014268 markings, 6089352 edges, 27692 markings/sec, 180 secs
lola: sara is running 185 secs || 5142109 markings, 6246629 edges, 25568 markings/sec, 185 secs
lola: sara is running 190 secs || 5272677 markings, 6405362 edges, 26114 markings/sec, 190 secs
lola: sara is running 195 secs || 5399990 markings, 6562789 edges, 25463 markings/sec, 195 secs
lola: sara is running 200 secs || 5532390 markings, 6725558 edges, 26480 markings/sec, 200 secs
lola: sara is running 205 secs || 5664406 markings, 6887824 edges, 26403 markings/sec, 205 secs
lola: sara is running 210 secs || 5787858 markings, 7038925 edges, 24690 markings/sec, 210 secs
lola: sara is running 215 secs || 5919929 markings, 7200112 edges, 26414 markings/sec, 215 secs
lola: local time limit reached - aborting
lola: Child process aborted or communication problem between parent and child process
terminate called after throwing an instance of 'std::runtime_error'
what(): parse error at position 0: unexpected character, last read: ' '
Aborted (core dumped)
----- Kill lola and sara stderr -----
FORMULA DLCround-PT-03b-ReachabilityFireability-0 CANNOT_COMPUTE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION STUBBORN_SETS TOPOLOGICAL USE_NUPN
FORMULA DLCround-PT-03b-ReachabilityFireability-1 CANNOT_COMPUTE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION STUBBORN_SETS TOPOLOGICAL USE_NUPN
FORMULA DLCround-PT-03b-ReachabilityFireability-2 CANNOT_COMPUTE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION STUBBORN_SETS TOPOLOGICAL USE_NUPN
FORMULA DLCround-PT-03b-ReachabilityFireability-3 CANNOT_COMPUTE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION STUBBORN_SETS TOPOLOGICAL USE_NUPN
FORMULA DLCround-PT-03b-ReachabilityFireability-4 CANNOT_COMPUTE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION STUBBORN_SETS TOPOLOGICAL USE_NUPN
FORMULA DLCround-PT-03b-ReachabilityFireability-5 CANNOT_COMPUTE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION STUBBORN_SETS TOPOLOGICAL USE_NUPN
FORMULA DLCround-PT-03b-ReachabilityFireability-6 CANNOT_COMPUTE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION STUBBORN_SETS TOPOLOGICAL USE_NUPN
FORMULA DLCround-PT-03b-ReachabilityFireability-7 CANNOT_COMPUTE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION STUBBORN_SETS TOPOLOGICAL USE_NUPN
FORMULA DLCround-PT-03b-ReachabilityFireability-8 CANNOT_COMPUTE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION STUBBORN_SETS TOPOLOGICAL USE_NUPN
FORMULA DLCround-PT-03b-ReachabilityFireability-9 CANNOT_COMPUTE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION STUBBORN_SETS TOPOLOGICAL USE_NUPN
FORMULA DLCround-PT-03b-ReachabilityFireability-10 CANNOT_COMPUTE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION STUBBORN_SETS TOPOLOGICAL USE_NUPN
FORMULA DLCround-PT-03b-ReachabilityFireability-11 CANNOT_COMPUTE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION STUBBORN_SETS TOPOLOGICAL USE_NUPN
FORMULA DLCround-PT-03b-ReachabilityFireability-12 CANNOT_COMPUTE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION STUBBORN_SETS TOPOLOGICAL USE_NUPN
FORMULA DLCround-PT-03b-ReachabilityFireability-13 CANNOT_COMPUTE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION STUBBORN_SETS TOPOLOGICAL USE_NUPN
FORMULA DLCround-PT-03b-ReachabilityFireability-14 CANNOT_COMPUTE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION STUBBORN_SETS TOPOLOGICAL USE_NUPN
FORMULA DLCround-PT-03b-ReachabilityFireability-15 CANNOT_COMPUTE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION STUBBORN_SETS TOPOLOGICAL USE_NUPN
----- Kill lola and sara stdout -----
----- Finished stdout -----
----- Finished stderr -----

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCround-PT-03b"
export BK_EXAMINATION="ReachabilityFireability"
export BK_TOOL="irma4mcc-full"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

tar xzf /home/mcc/BenchKit/INPUTS/DLCround-PT-03b.tgz
mv DLCround-PT-03b execution
cd execution
pwd
ls -lh

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-3637"
echo " Executing tool irma4mcc-full"
echo " Input is DLCround-PT-03b, examination is ReachabilityFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r066-smll-152649737000014"
echo "====================================================================="
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "ReachabilityFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "ReachabilityFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "ReachabilityFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property ReachabilityFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "ReachabilityFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' ReachabilityFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;