Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Waiting for the VM to be ready (probing ssh)
...............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
/home/mcc/execution
total 236K
-rw-r--r-- 1 mcc users 3.5K May 15 18:54 CTLCardinality.txt
-rw-r--r-- 1 mcc users 20K May 15 18:54 CTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K May 15 18:54 CTLFireability.txt
-rw-r--r-- 1 mcc users 15K May 15 18:54 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.0K May 15 18:50 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.1K May 15 18:50 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 2.3K May 15 18:54 LTLCardinality.txt
-rw-r--r-- 1 mcc users 11K May 15 18:54 LTLCardinality.xml
-rw-r--r-- 1 mcc users 1.7K May 15 18:54 LTLFireability.txt
-rw-r--r-- 1 mcc users 8.3K May 15 18:54 LTLFireability.xml
-rw-r--r-- 1 mcc users 2.8K May 15 18:54 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 14K May 15 18:54 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 101 May 15 18:54 ReachabilityDeadlock.txt
-rw-r--r-- 1 mcc users 339 May 15 18:54 ReachabilityDeadlock.xml
-rw-r--r-- 1 mcc users 2.3K May 15 18:54 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 13K May 15 18:54 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.5K May 15 18:54 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.5K May 15 18:54 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 15 18:50 equiv_col
-rw-r--r-- 1 mcc users 4 May 15 18:50 instance
-rw-r--r-- 1 mcc users 6 May 15 18:50 iscolored
-rw-r--r-- 1 mcc users 79K May 15 18:50 model.pnml
=====================================================================
Generated by BenchKit 2-3637
Executing tool itstools
Input is DES-PT-10b, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r056-smll-152646383800221
=====================================================================

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME DES-PT-10b-CTLFireability-00
FORMULA_NAME DES-PT-10b-CTLFireability-01
FORMULA_NAME DES-PT-10b-CTLFireability-02
FORMULA_NAME DES-PT-10b-CTLFireability-03
FORMULA_NAME DES-PT-10b-CTLFireability-04
FORMULA_NAME DES-PT-10b-CTLFireability-05
FORMULA_NAME DES-PT-10b-CTLFireability-06
FORMULA_NAME DES-PT-10b-CTLFireability-07
FORMULA_NAME DES-PT-10b-CTLFireability-08
FORMULA_NAME DES-PT-10b-CTLFireability-09
FORMULA_NAME DES-PT-10b-CTLFireability-10
FORMULA_NAME DES-PT-10b-CTLFireability-11
FORMULA_NAME DES-PT-10b-CTLFireability-12
FORMULA_NAME DES-PT-10b-CTLFireability-13
FORMULA_NAME DES-PT-10b-CTLFireability-14
FORMULA_NAME DES-PT-10b-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1526583624912

Invoking ITS tools like this :CommandLine [args=[/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.201805151631/bin/its-ctl-linux64, --gc-threshold, 2000000, --quiet, -i, /home/mcc/execution/CTLFireability.pnml.gal, -t, CGAL, -ctl, /home/mcc/execution/CTLFireability.ctl], workingDir=/home/mcc/execution]

its-ctl command run as :

/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.201805151631/bin/its-ctl-linux64 --gc-threshold 2000000 --quiet -i /home/mcc/execution/CTLFireability.pnml.gal -t CGAL -ctl /home/mcc/execution/CTLFireability.ctl
No direction supplied, using forward translation only.
Parsed 16 CTL formulae.
built 101 ordering constraints for composite.
Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
reachable,1.68866e+21,159.482,3866648,113624,414,9.55047e+06,1701,663,1.15893e+07,168,7581,0


Converting to forward existential form...Done !
original formula: ((((AX(((u79.p242>=1)&&(u94.p269>=1))) * AX(((u40.p175>=1)&&(u39.p173>=1)))) * ((((u134.p151>=1)||(u17.p84>=1))&&(((u6.p35>=1)&&(u35.p164>=1))&&(u16.p67>=1)))||(!((u17.p73>=1)&&((u4.p11>=1)&&(u137.p171>=1)))))) * (u145.p192>=1)) + EF((!((((u30.p142>=1)&&(u134.p152>=1))&&(u134.p158>=1))) * AF(((u23.p112>=1)&&(u95.p271>=1))))))
=> equivalent forward existential formula: ((([(EY((Init * !(E(TRUE U (!((((u30.p142>=1)&&(u134.p152>=1))&&(u134.p158>=1))) * !(EG(!(((u23.p112>=1)&&(u95.p271>=1)))))))))) * !(((u79.p242>=1)&&(u94.p269>=1))))] = FALSE * [(EY((Init * !(E(TRUE U (!((((u30.p142>=1)&&(u134.p152>=1))&&(u134.p158>=1))) * !(EG(!(((u23.p112>=1)&&(u95.p271>=1)))))))))) * !(((u40.p175>=1)&&(u39.p173>=1))))] = FALSE) * [((Init * !(E(TRUE U (!((((u30.p142>=1)&&(u134.p152>=1))&&(u134.p158>=1))) * !(EG(!(((u23.p112>=1)&&(u95.p271>=1))))))))) * !(((((u134.p151>=1)||(u17.p84>=1))&&(((u6.p35>=1)&&(u35.p164>=1))&&(u16.p67>=1)))||(!((u17.p73>=1)&&((u4.p11>=1)&&(u137.p171>=1)))))))] = FALSE) * [((Init * !(E(TRUE U (!((((u30.p142>=1)&&(u134.p152>=1))&&(u134.p158>=1))) * !(EG(!(((u23.p112>=1)&&(u95.p271>=1))))))))) * !((u145.p192>=1)))] = FALSE)
Reverse transition relation is NOT exact ! Due to transitions t54, t56, t58, t60, t62, t64, t66, t99, t154, u15.t162, u15.t164, u15.t166, u16.t156, u16.t158, u16.t160, u17.t139, u17.t141, u17.t144, u17.t146, u17.t149, u17.t151, u17.t153, u18.t133, u18.t135, u18.t137, u19.t126, u19.t128, u19.t130, u20.t121, u20.t123, u23.t118, u26.t111, u26.t112, u26.t117, u133.t102, u133.t109, u134.t90, u134.t92, u134.t94, u134.t96, u134.t98, u35.t83, u137.t80, u140.t78, u146.t76, u72.t68, u73.t67, u74.t65, u75.t63, u76.t61, u77.t59, u78.t57, u79.t55, u109.t52, u97.t41, u119.t33, u119.t36, u119.t38, u103.t23, u103.t25, u103.t27, u118.t17, Intersection with reachable at each step enabled. (destroyed/reverse/intersect/total) :0/209/62/271
sparsehash FATAL ERROR: failed to allocate 39 groups

BK_STOP 1526584279710

--------------------
content from stderr:

+ export BINDIR=/home/mcc/BenchKit/
+ BINDIR=/home/mcc/BenchKit/
++ pwd
+ export MODEL=/home/mcc/execution
+ MODEL=/home/mcc/execution
+ /home/mcc/BenchKit//runeclipse.sh /home/mcc/execution CTLFireability -its -ltsminpath /home/mcc/BenchKit//lts_install_dir/ -smt
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ /home/mcc/BenchKit//itstools/its-tools -consoleLog -data /home/mcc/execution/workspace -pnfolder /home/mcc/execution -examination CTLFireability -z3path /home/mcc/BenchKit//z3/bin/z3 -yices2path /home/mcc/BenchKit//yices/bin/yices -its -ltsminpath /home/mcc/BenchKit//lts_install_dir/ -smt -vmargs -Dosgi.locking=none -Declipse.stateSaveDelayInterval=-1 -Dosgi.configuration.area=/tmp/.eclipse -Xss8m -Xms40m -Xmx8192m -Dfile.encoding=UTF-8 -Dosgi.requiredJavaVersion=1.6
May 17, 2018 7:00:27 PM fr.lip6.move.gal.application.Application start
INFO: Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -z3path, /home/mcc/BenchKit//z3/bin/z3, -yices2path, /home/mcc/BenchKit//yices/bin/yices, -its, -ltsminpath, /home/mcc/BenchKit//lts_install_dir/, -smt]
May 17, 2018 7:00:27 PM fr.lip6.move.gal.application.MccTranslator transformPNML
INFO: Parsing pnml file : /home/mcc/execution/model.pnml
May 17, 2018 7:00:27 PM fr.lip6.move.gal.nupn.PTNetReader loadFromXML
INFO: Load time of PNML (sax parser for PT used): 102 ms
May 17, 2018 7:00:27 PM fr.lip6.move.gal.pnml.togal.PTGALTransformer handlePage
INFO: Transformed 320 places.
May 17, 2018 7:00:27 PM fr.lip6.move.gal.pnml.togal.PTGALTransformer handlePage
INFO: Transformed 271 transitions.
May 17, 2018 7:00:27 PM fr.lip6.move.gal.pnml.togal.PnmlToGalTransformer transform
INFO: Found NUPN structural information;
May 17, 2018 7:00:27 PM fr.lip6.move.serialization.SerializationUtil systemToFile
INFO: Time to serialize gal into /home/mcc/execution/model.pnml.img.gal : 21 ms
May 17, 2018 7:00:27 PM fr.lip6.move.gal.application.MccTranslator applyOrder
INFO: Applying decomposition
May 17, 2018 7:00:27 PM fr.lip6.move.gal.instantiate.CompositeBuilder decomposeWithOrder
INFO: Decomposing Gal with order
May 17, 2018 7:00:27 PM fr.lip6.move.gal.instantiate.GALRewriter flatten
INFO: Flatten gal took : 93 ms
May 17, 2018 7:00:27 PM fr.lip6.move.gal.instantiate.CompositeBuilder rewriteArraysToAllowPartition
INFO: Rewriting arrays to variables to allow decomposition.
May 17, 2018 7:00:27 PM fr.lip6.move.gal.instantiate.Instantiator fuseIsomorphicEffects
INFO: Removed a total of 58 redundant transitions.
May 17, 2018 7:00:27 PM fr.lip6.move.serialization.SerializationUtil systemToFile
INFO: Time to serialize gal into /home/mcc/execution/CTLFireability.pnml.gal : 14 ms
May 17, 2018 7:00:27 PM fr.lip6.move.serialization.SerializationUtil serializePropertiesForITSCTLTools
INFO: Time to serialize properties into /home/mcc/execution/CTLFireability.ctl : 3 ms
ITS-tools command line returned an error code 1

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DES-PT-10b"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="itstools"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

tar xzf /home/mcc/BenchKit/INPUTS/DES-PT-10b.tgz
mv DES-PT-10b execution
cd execution
pwd
ls -lh

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-3637"
echo " Executing tool itstools"
echo " Input is DES-PT-10b, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r056-smll-152646383800221"
echo "====================================================================="
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;