About the Execution of ITS-Tools for DES-PT-01b
Execution Summary | |||||
Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
15753.200 | 12363.00 | 26445.00 | 432.60 | T | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Waiting for the VM to be ready (probing ssh)
..........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
/home/mcc/execution
total 228K
-rw-r--r-- 1 mcc users 3.2K May 15 18:54 CTLCardinality.txt
-rw-r--r-- 1 mcc users 19K May 15 18:54 CTLCardinality.xml
-rw-r--r-- 1 mcc users 2.5K May 15 18:54 CTLFireability.txt
-rw-r--r-- 1 mcc users 19K May 15 18:54 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.0K May 15 18:49 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.1K May 15 18:49 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 2.1K May 15 18:54 LTLCardinality.txt
-rw-r--r-- 1 mcc users 9.6K May 15 18:54 LTLCardinality.xml
-rw-r--r-- 1 mcc users 1.8K May 15 18:54 LTLFireability.txt
-rw-r--r-- 1 mcc users 9.8K May 15 18:54 LTLFireability.xml
-rw-r--r-- 1 mcc users 3.5K May 15 18:54 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 19K May 15 18:54 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 101 May 15 18:54 ReachabilityDeadlock.txt
-rw-r--r-- 1 mcc users 339 May 15 18:54 ReachabilityDeadlock.xml
-rw-r--r-- 1 mcc users 2.2K May 15 18:54 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 12K May 15 18:54 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.5K May 15 18:54 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.5K May 15 18:54 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 15 18:49 equiv_col
-rw-r--r-- 1 mcc users 4 May 15 18:49 instance
-rw-r--r-- 1 mcc users 6 May 15 18:49 iscolored
-rw-r--r-- 1 mcc users 68K May 15 18:49 model.pnml
=====================================================================
Generated by BenchKit 2-3637
Executing tool itstools
Input is DES-PT-01b, examination is ReachabilityDeadlock
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r056-smll-152646383800181
=====================================================================
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME DES-PT-01b-ReachabilityDeadlock-0
=== Now, execution of the tool begins
BK_START 1526576555015
Flatten gal took : 158 ms
Constant places removed 4 places and 1 transitions.
Performed 109 Post agglomeration using F-continuation condition.
Iterating post reduction 0 with 113 rules applied. Total rules applied 113 place count 280 transition count 125
Constant places removed 111 places and 2 transitions.
Iterating post reduction 1 with 111 rules applied. Total rules applied 224 place count 169 transition count 123
Constant places removed 1 places and 0 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 225 place count 168 transition count 123
Performed 7 Pre agglomeration using Quasi-Persistent + HF-interchangeable + Divergent Free condition.
Pre-agglomeration after 3 with 7 Pre rules applied. Total rules applied 225 place count 168 transition count 116
Constant places removed 7 places and 0 transitions.
Iterating post reduction 3 with 7 rules applied. Total rules applied 232 place count 161 transition count 116
Symmetric choice reduction at 4 with 15 rule applications. Total rules 247 place count 161 transition count 116
Constant places removed 15 places and 15 transitions.
Reduce isomorphic transitions removed 13 transitions.
Performed 4 Post agglomeration using F-continuation condition.
Iterating post reduction 4 with 32 rules applied. Total rules applied 279 place count 146 transition count 84
Constant places removed 4 places and 0 transitions.
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 5 with 5 rules applied. Total rules applied 284 place count 142 transition count 83
Performed 1 Pre agglomeration using Quasi-Persistent + HF-interchangeable + Divergent Free condition.
Pre-agglomeration after 6 with 1 Pre rules applied. Total rules applied 284 place count 142 transition count 82
Constant places removed 1 places and 0 transitions.
Iterating post reduction 6 with 1 rules applied. Total rules applied 285 place count 141 transition count 82
Performed 7 Post agglomeration using F-continuation condition.
Constant places removed 7 places and 0 transitions.
Iterating post reduction 7 with 7 rules applied. Total rules applied 292 place count 134 transition count 75
Performed 8 Post agglomeration using F-continuation condition.
Constant places removed 8 places and 0 transitions.
Iterating post reduction 8 with 8 rules applied. Total rules applied 300 place count 126 transition count 71
Applied a total of 300 rules in 145 ms. Remains 126 /284 variables (removed 158) and now considering 71/235 (removed 164) transitions.
// Phase 1: matrix 71 rows 126 cols
Using solver Z3 to compute partial order matrices.
Built C files in :
/home/mcc/execution
Invoking ITS tools like this :CommandLine [args=[/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.201805151631/bin/its-ctl-linux64, --gc-threshold, 2000000, --quiet, -i, /home/mcc/execution/ReachabilityDeadlock.pnml.gal, -t, CGAL, -ctl, DEADLOCK], workingDir=/home/mcc/execution]
its-ctl command run as :
/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.201805151631/bin/its-ctl-linux64 --gc-threshold 2000000 --quiet -i /home/mcc/execution/ReachabilityDeadlock.pnml.gal -t CGAL -ctl DEADLOCK
No direction supplied, using forward translation only.
Presburger conditions satisfied. Using coverability to approximate state space in K-Induction.
// Phase 1: matrix 71 rows 126 cols
invariant :p197 + p199 = 1
invariant :p74 + p76 = 1
invariant :p172 + p177 + -1'p202 + p208 + p230 + -1'p234 = 1
invariant :p5 + -1'p7 + -1'p137 + p146 + -1'p177 + -1'p208 + p234 + p237 + -1'p241 + -1'p244 + -1'p255 + -1'p259 + p281 + -1'p282 + -1'p283 = 2
invariant :p174 + p177 + -1'p205 + p208 + p232 + -1'p234 = 1
invariant :p166 + p177 + -1'p193 + p208 + p224 + -1'p234 = 1
invariant :-2'p5 + p7 + p11 + p49 + p61 + -1'p76 + p105 + p106 + -1'p127 + p137 + p139 + p149 + -1'p236 + p238 + p241 + p244 + p255 + p259 + -1'p263 + -1'p281 + p282 + p283 = 0
invariant :p128 + p130 = 1
invariant :p163 + -1'p177 + p187 + -1'p208 + -1'p220 + p234 = 0
invariant :p200 + p202 = 1
invariant :p263 + p265 + p266 + p268 + p269 + p272 = 1
invariant :p176 + p177 = 1
invariant :p173 + -1'p177 + p202 + -1'p208 + -1'p230 + p234 = 0
invariant :p185 + p187 = 1
invariant :p203 + p205 = 1
invariant :p235 + p236 + -1'p237 + -1'p238 = 0
invariant :p188 + p190 = 1
invariant :p231 + p232 + p237 + p238 = 1
invariant :p227 + p228 + p237 + p238 = 1
invariant :-2'p5 + 2'p7 + p137 + p139 + p149 + p244 + p257 + p259 + p260 + -1'p262 + -1'p263 + -1'p266 + -1'p269 + -1'p272 + -1'p281 + 2'p282 + p283 = -1
invariant :p169 + -1'p177 + p196 + -1'p208 + -1'p226 + p234 = 0
invariant :p206 + p208 = 1
invariant :p164 + p177 + -1'p190 + p208 + p222 + -1'p234 = 1
invariant :p20 + p23 = 1
invariant :p223 + p224 + p237 + p238 = 1
invariant :-1'p5 + p7 + p137 + p147 + p177 + p208 + -1'p234 + -1'p237 + p241 + p244 + p255 + p259 + -1'p281 + p282 + p283 = -1
invariant :p124 + p125 = 1
invariant :2'p5 + -1'p7 + -1'p11 + p34 + p36 + -1'p61 + p76 + -1'p105 + -1'p106 + p127 + -1'p137 + -1'p139 + -1'p149 + p236 + -1'p238 + -1'p241 + -1'p244 + -1'p255 + -1'p259 + p263 + p281 + -1'p282 + -1'p283 = 1
invariant :p168 + p177 + -1'p196 + p208 + p226 + -1'p234 = 1
invariant :p219 + p220 + p237 + p238 = 1
invariant :p229 + p230 + p237 + p238 = 1
invariant :p148 + p149 = 1
invariant :p233 + p234 + p237 + p238 = 1
invariant :-1'p259 + -1'p260 + p261 + p262 = 0
invariant :p225 + p226 + p237 + p238 = 1
invariant :p280 + p281 + -1'p282 + -1'p283 = 0
invariant :p165 + -1'p177 + p190 + -1'p208 + -1'p222 + p234 = 0
invariant :p171 + -1'p177 + p199 + -1'p208 + -1'p228 + p234 = 0
invariant :2'p5 + -2'p7 + -1'p137 + -1'p139 + -1'p149 + -1'p244 + -1'p255 + -1'p256 + p258 + -1'p259 + -1'p260 + p262 + p263 + p266 + p269 + p272 + p281 + -2'p282 + -1'p283 = 1
invariant :p242 + p244 + p245 + p248 + p251 + p255 + p256 + p259 + p260 = 1
invariant :p170 + p177 + -1'p199 + p208 + p228 + -1'p234 = 1
invariant :p175 + -1'p177 + p205 + -1'p208 + -1'p232 + p234 = 0
invariant :p221 + p222 + p237 + p238 = 1
invariant :p126 + p127 = 1
invariant :p138 + p139 = 1
invariant :p59 + p61 = 1
invariant :p167 + -1'p177 + p193 + -1'p208 + -1'p224 + p234 = 0
invariant :-1'p5 + p7 + p51 + p61 + p139 + p149 + -1'p245 + -1'p248 + -1'p251 + -1'p263 + -1'p281 + p282 + p283 = 0
invariant :p5 + -1'p7 + p53 + -1'p61 + -1'p139 + -1'p149 + p245 + p248 + p251 + p263 + p281 + -1'p282 + -1'p283 = 1
invariant :p191 + p193 = 1
invariant :p194 + p196 = 1
invariant :p239 + p241 = 1
invariant :p276 + p282 + p283 = 1
invariant :p136 + p137 = 1
invariant :p162 + p177 + -1'p187 + p208 + p220 + -1'p234 = 1
invariant :p27 + p30 = 1
Running compilation step : CommandLine [args=[gcc, -c, -I/home/mcc/BenchKit//lts_install_dir//include, -I., -std=c99, -fPIC, -O3, model.c], workingDir=/home/mcc/execution]
Compilation finished in 2435 ms.
Running link step : CommandLine [args=[gcc, -shared, -o, gal.so, model.o], workingDir=/home/mcc/execution]
Link finished in 110 ms.
Running LTSmin : CommandLine [args=[/home/mcc/BenchKit//lts_install_dir//bin/pins2lts-mc, ./gal.so, --threads=1, -p, --pins-guards, --when, -d], workingDir=/home/mcc/execution]
LTSmin run took 27 ms.
FORMULA DES-PT-01b-ReachabilityDeadlock-0 TRUE TECHNIQUES PARTIAL_ORDER EXPLICIT LTSMIN SAT_SMT
ITS tools runner thread asked to quit. Dying gracefully.
BK_STOP 1526576567378
--------------------
content from stderr:
+ export BINDIR=/home/mcc/BenchKit/
+ BINDIR=/home/mcc/BenchKit/
++ pwd
+ export MODEL=/home/mcc/execution
+ MODEL=/home/mcc/execution
+ /home/mcc/BenchKit//runeclipse.sh /home/mcc/execution ReachabilityDeadlock -its -ltsminpath /home/mcc/BenchKit//lts_install_dir/ -smt
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ /home/mcc/BenchKit//itstools/its-tools -consoleLog -data /home/mcc/execution/workspace -pnfolder /home/mcc/execution -examination ReachabilityDeadlock -z3path /home/mcc/BenchKit//z3/bin/z3 -yices2path /home/mcc/BenchKit//yices/bin/yices -its -ltsminpath /home/mcc/BenchKit//lts_install_dir/ -smt -vmargs -Dosgi.locking=none -Declipse.stateSaveDelayInterval=-1 -Dosgi.configuration.area=/tmp/.eclipse -Xss8m -Xms40m -Xmx8192m -Dfile.encoding=UTF-8 -Dosgi.requiredJavaVersion=1.6
May 17, 2018 5:02:37 PM fr.lip6.move.gal.application.Application start
INFO: Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, ReachabilityDeadlock, -z3path, /home/mcc/BenchKit//z3/bin/z3, -yices2path, /home/mcc/BenchKit//yices/bin/yices, -its, -ltsminpath, /home/mcc/BenchKit//lts_install_dir/, -smt]
May 17, 2018 5:02:37 PM fr.lip6.move.gal.application.MccTranslator transformPNML
INFO: Parsing pnml file : /home/mcc/execution/model.pnml
May 17, 2018 5:02:38 PM fr.lip6.move.gal.nupn.PTNetReader loadFromXML
INFO: Load time of PNML (sax parser for PT used): 143 ms
May 17, 2018 5:02:38 PM fr.lip6.move.gal.pnml.togal.PTGALTransformer handlePage
INFO: Transformed 284 places.
May 17, 2018 5:02:38 PM fr.lip6.move.gal.pnml.togal.PTGALTransformer handlePage
INFO: Transformed 235 transitions.
May 17, 2018 5:02:38 PM fr.lip6.move.gal.pnml.togal.PnmlToGalTransformer transform
INFO: Found NUPN structural information;
May 17, 2018 5:02:38 PM fr.lip6.move.serialization.SerializationUtil systemToFile
INFO: Time to serialize gal into /home/mcc/execution/model.pnml.img.gal : 28 ms
May 17, 2018 5:02:38 PM fr.lip6.move.gal.instantiate.GALRewriter flatten
INFO: Flatten gal took : 150 ms
May 17, 2018 5:02:38 PM fr.lip6.move.serialization.SerializationUtil systemToFile
INFO: Time to serialize gal into /home/mcc/execution/model.pnml.simple.gal : 9 ms
May 17, 2018 5:02:38 PM fr.lip6.move.gal.semantics.DeterministicNextBuilder getDeterministicNext
INFO: Input system was already deterministic with 235 transitions.
May 17, 2018 5:02:39 PM fr.lip6.move.serialization.SerializationUtil systemToFile
INFO: Time to serialize gal into /home/mcc/execution/ReachabilityDeadlock.pnml.gal : 2 ms
May 17, 2018 5:02:39 PM fr.lip6.move.gal.semantics.DeterministicNextBuilder getDeterministicNext
INFO: Input system was already deterministic with 71 transitions.
May 17, 2018 5:02:39 PM fr.lip6.move.gal.gal2smt.bmc.KInductionSolver computeAndDeclareInvariants
INFO: Computed 56 place invariants in 36 ms
May 17, 2018 5:02:39 PM fr.lip6.move.gal.gal2smt.bmc.KInductionSolver init
INFO: Proved 126 variables to be positive in 384 ms
May 17, 2018 5:02:39 PM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver computeAblingMatrix
INFO: Computing symmetric may disable matrix : 71 transitions.
May 17, 2018 5:02:39 PM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver printStats
INFO: Computation of disable matrix completed :0/71 took 0 ms. Total solver calls (SAT/UNSAT): 0(0/0)
May 17, 2018 5:02:39 PM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver printStats
INFO: Computation of Complete disable matrix. took 7 ms. Total solver calls (SAT/UNSAT): 0(0/0)
May 17, 2018 5:02:39 PM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver computeAblingMatrix
INFO: Computing symmetric may enable matrix : 71 transitions.
May 17, 2018 5:02:39 PM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver printStats
INFO: Computation of Complete enable matrix. took 6 ms. Total solver calls (SAT/UNSAT): 0(0/0)
May 17, 2018 5:02:39 PM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver computeCoEnablingMatrix
INFO: Computing symmetric co enabling matrix : 71 transitions.
May 17, 2018 5:02:42 PM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver printStats
INFO: Computation of Finished co-enabling matrix. took 2783 ms. Total solver calls (SAT/UNSAT): 650(435/215)
May 17, 2018 5:02:42 PM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver computeDoNotAccord
INFO: Computing Do-Not-Accords matrix : 71 transitions.
May 17, 2018 5:02:43 PM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver printStats
INFO: Computation of Completed DNA matrix. took 935 ms. Total solver calls (SAT/UNSAT): 75(0/75)
May 17, 2018 5:02:43 PM fr.lip6.move.gal.gal2pins.Gal2PinsTransformerNext transform
INFO: Built C files in 4335ms conformant to PINS in folder :/home/mcc/execution
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DES-PT-01b"
export BK_EXAMINATION="ReachabilityDeadlock"
export BK_TOOL="itstools"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
tar xzf /home/mcc/BenchKit/INPUTS/DES-PT-01b.tgz
mv DES-PT-01b execution
cd execution
pwd
ls -lh
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-3637"
echo " Executing tool itstools"
echo " Input is DES-PT-01b, examination is ReachabilityDeadlock"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r056-smll-152646383800181"
echo "====================================================================="
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "ReachabilityDeadlock" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "ReachabilityDeadlock" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "ReachabilityDeadlock.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property ReachabilityDeadlock.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "ReachabilityDeadlock.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;