Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Waiting for the VM to be ready (probing ssh)
...............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
/home/mcc/execution
total 224K
-rw-r--r-- 1 mcc users 3.3K May 15 18:54 CTLCardinality.txt
-rw-r--r-- 1 mcc users 19K May 15 18:54 CTLCardinality.xml
-rw-r--r-- 1 mcc users 2.3K May 15 18:54 CTLFireability.txt
-rw-r--r-- 1 mcc users 16K May 15 18:54 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.0K May 15 18:49 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.1K May 15 18:49 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 2.3K May 15 18:54 LTLCardinality.txt
-rw-r--r-- 1 mcc users 11K May 15 18:54 LTLCardinality.xml
-rw-r--r-- 1 mcc users 1.7K May 15 18:54 LTLFireability.txt
-rw-r--r-- 1 mcc users 8.0K May 15 18:54 LTLFireability.xml
-rw-r--r-- 1 mcc users 3.3K May 15 18:54 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 17K May 15 18:54 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 101 May 15 18:54 ReachabilityDeadlock.txt
-rw-r--r-- 1 mcc users 339 May 15 18:54 ReachabilityDeadlock.xml
-rw-r--r-- 1 mcc users 2.6K May 15 18:54 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 16K May 15 18:54 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.5K May 15 18:54 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.5K May 15 18:54 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 15 18:49 equiv_col
-rw-r--r-- 1 mcc users 4 May 15 18:49 instance
-rw-r--r-- 1 mcc users 6 May 15 18:49 iscolored
-rw-r--r-- 1 mcc users 66K May 15 18:49 model.pnml
=====================================================================
Generated by BenchKit 2-3637
Executing tool itstools
Input is DES-PT-00b, examination is ReachabilityDeadlock
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r056-smll-152646383800167
=====================================================================

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME DES-PT-00b-ReachabilityDeadlock-0

=== Now, execution of the tool begins

BK_START 1526574842209

Flatten gal took : 119 ms
Constant places removed 3 places and 1 transitions.
Performed 106 Post agglomeration using F-continuation condition.
Iterating post reduction 0 with 109 rules applied. Total rules applied 109 place count 268 transition count 123
Constant places removed 108 places and 2 transitions.
Iterating post reduction 1 with 108 rules applied. Total rules applied 217 place count 160 transition count 121
Constant places removed 1 places and 0 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 218 place count 159 transition count 121
Performed 7 Pre agglomeration using Quasi-Persistent + HF-interchangeable + Divergent Free condition.
Pre-agglomeration after 3 with 7 Pre rules applied. Total rules applied 218 place count 159 transition count 114
Constant places removed 8 places and 0 transitions.
Performed 1 Post agglomeration using F-continuation condition.
Iterating post reduction 3 with 9 rules applied. Total rules applied 227 place count 151 transition count 113
Constant places removed 1 places and 0 transitions.
Iterating post reduction 4 with 1 rules applied. Total rules applied 228 place count 150 transition count 113
Symmetric choice reduction at 5 with 15 rule applications. Total rules 243 place count 150 transition count 113
Constant places removed 15 places and 15 transitions.
Reduce isomorphic transitions removed 13 transitions.
Performed 4 Post agglomeration using F-continuation condition.
Iterating post reduction 5 with 32 rules applied. Total rules applied 275 place count 135 transition count 81
Constant places removed 4 places and 0 transitions.
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 6 with 5 rules applied. Total rules applied 280 place count 131 transition count 80
Performed 1 Pre agglomeration using Quasi-Persistent + HF-interchangeable + Divergent Free condition.
Pre-agglomeration after 7 with 1 Pre rules applied. Total rules applied 280 place count 131 transition count 79
Constant places removed 1 places and 0 transitions.
Iterating post reduction 7 with 1 rules applied. Total rules applied 281 place count 130 transition count 79
Performed 7 Post agglomeration using F-continuation condition.
Constant places removed 7 places and 0 transitions.
Iterating post reduction 8 with 7 rules applied. Total rules applied 288 place count 123 transition count 72
Performed 10 Post agglomeration using F-continuation condition.
Constant places removed 10 places and 0 transitions.
Iterating post reduction 9 with 10 rules applied. Total rules applied 298 place count 113 transition count 66
Applied a total of 298 rules in 105 ms. Remains 113 /271 variables (removed 158) and now considering 66/230 (removed 164) transitions.
// Phase 1: matrix 66 rows 113 cols
Using solver Z3 to compute partial order matrices.
Built C files in :
/home/mcc/execution
Invoking ITS tools like this :CommandLine [args=[/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.201805151631/bin/its-ctl-linux64, --gc-threshold, 2000000, --quiet, -i, /home/mcc/execution/ReachabilityDeadlock.pnml.gal, -t, CGAL, -ctl, DEADLOCK], workingDir=/home/mcc/execution]

its-ctl command run as :

/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.201805151631/bin/its-ctl-linux64 --gc-threshold 2000000 --quiet -i /home/mcc/execution/ReachabilityDeadlock.pnml.gal -t CGAL -ctl DEADLOCK
No direction supplied, using forward translation only.
Presburger conditions satisfied. Using coverability to approximate state space in K-Induction.
// Phase 1: matrix 66 rows 113 cols
invariant :-1'p124 + p126 + -2'p134 + p136 + -2'p164 + -2'p195 + 2'p221 + 2'p224 + -2'p228 + -1'p231 + -1'p242 + p243 + -1'p245 + -1'p246 + p247 + -1'p249 + -1'p250 + -1'p253 + -1'p256 + -1'p259 + p268 + -1'p270 = 1
invariant :p222 + p223 + -1'p224 + -1'p225 = 0
invariant :p190 + p192 = 1
invariant :p229 + p231 + p232 + p235 + p238 + p242 + p243 + p246 + p247 = 1
invariant :p218 + p219 + p224 + p225 = 1
invariant :p152 + -1'p164 + p177 + -1'p195 + -1'p209 + p221 = 0
invariant :p163 + p164 = 1
invariant :p40 + -1'p48 + -1'p134 + -1'p164 + -1'p195 + p221 + p224 + -1'p228 + p232 + p235 + p238 + p243 + -1'p245 + p247 + -1'p249 + -1'p253 + -1'p256 + -1'p259 + p268 + -1'p270 = 1
invariant :p178 + p180 = 1
invariant :p150 + -1'p164 + p174 + -1'p195 + -1'p207 + p221 = 0
invariant :p61 + p63 = 1
invariant :p216 + p217 + p224 + p225 = 1
invariant :p159 + p164 + -1'p189 + p195 + p217 + -1'p221 = 1
invariant :p267 + p268 = 1
invariant :p269 + p270 = 1
invariant :p23 + p36 = 1
invariant :p153 + p164 + -1'p180 + p195 + p211 + -1'p221 = 1
invariant :p187 + p189 = 1
invariant :p226 + p228 = 1
invariant :p208 + p209 + p224 + p225 = 1
invariant :p151 + p164 + -1'p177 + p195 + p209 + -1'p221 = 1
invariant :p125 + p126 = 1
invariant :p113 + p114 = 1
invariant :p175 + p177 = 1
invariant :p220 + p221 + p224 + p225 = 1
invariant :p250 + p252 + p253 + p255 + p256 + p259 = 1
invariant :p206 + p207 + p224 + p225 = 1
invariant :-1'p246 + -1'p247 + p248 + p249 = 0
invariant :p38 + p48 + p134 + p164 + p195 + -1'p221 + -1'p224 + p228 + -1'p232 + -1'p235 + -1'p238 + -1'p243 + p245 + -1'p247 + p249 + p253 + p256 + p259 + -1'p268 + p270 = 0
invariant :p184 + p186 = 1
invariant :p162 + -1'p164 + p192 + -1'p195 + -1'p219 + p221 = 0
invariant :-1'p242 + -1'p243 + p244 + p245 = 0
invariant :p160 + -1'p164 + p189 + -1'p195 + -1'p217 + p221 = 0
invariant :p210 + p211 + p224 + p225 = 1
invariant :p7 + p10 = 1
invariant :p157 + p164 + -1'p186 + p195 + p215 + -1'p221 = 1
invariant :p149 + p164 + -1'p174 + p195 + p207 + -1'p221 = 1
invariant :p156 + -1'p164 + p183 + -1'p195 + -1'p213 + p221 = 0
invariant :p154 + -1'p164 + p180 + -1'p195 + -1'p211 + p221 = 0
invariant :p172 + p174 = 1
invariant :p124 + -1'p126 + 2'p134 + p135 + 2'p164 + 2'p195 + -2'p221 + -2'p224 + 2'p228 + p231 + p242 + -1'p243 + p245 + p246 + -1'p247 + p249 + p250 + p253 + p256 + p259 + -1'p268 + p270 = 0
invariant :p193 + p195 = 1
invariant :p214 + p215 + p224 + p225 = 1
invariant :p181 + p183 = 1
invariant :p46 + p48 = 1
invariant :p161 + p164 + -1'p192 + p195 + p219 + -1'p221 = 1
invariant :p133 + p134 = 1
invariant :p155 + p164 + -1'p183 + p195 + p213 + -1'p221 = 1
invariant :p123 + p124 = 1
invariant :p111 + p112 = 1
invariant :p14 + p17 = 1
invariant :p158 + -1'p164 + p186 + -1'p195 + -1'p215 + p221 = 0
invariant :p212 + p213 + p224 + p225 = 1
Running compilation step : CommandLine [args=[gcc, -c, -I/home/mcc/BenchKit//lts_install_dir//include, -I., -std=c99, -fPIC, -O3, model.c], workingDir=/home/mcc/execution]
Compilation finished in 2309 ms.
Running link step : CommandLine [args=[gcc, -shared, -o, gal.so, model.o], workingDir=/home/mcc/execution]
Link finished in 38 ms.
Running LTSmin : CommandLine [args=[/home/mcc/BenchKit//lts_install_dir//bin/pins2lts-mc, ./gal.so, --threads=1, -p, --pins-guards, --when, -d], workingDir=/home/mcc/execution]
LTSmin run took 28 ms.
FORMULA DES-PT-00b-ReachabilityDeadlock-0 TRUE TECHNIQUES PARTIAL_ORDER EXPLICIT LTSMIN SAT_SMT
ITS tools runner thread asked to quit. Dying gracefully.

BK_STOP 1526574853122

--------------------
content from stderr:

+ export BINDIR=/home/mcc/BenchKit/
+ BINDIR=/home/mcc/BenchKit/
++ pwd
+ export MODEL=/home/mcc/execution
+ MODEL=/home/mcc/execution
+ /home/mcc/BenchKit//runeclipse.sh /home/mcc/execution ReachabilityDeadlock -its -ltsminpath /home/mcc/BenchKit//lts_install_dir/ -smt
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ /home/mcc/BenchKit//itstools/its-tools -consoleLog -data /home/mcc/execution/workspace -pnfolder /home/mcc/execution -examination ReachabilityDeadlock -z3path /home/mcc/BenchKit//z3/bin/z3 -yices2path /home/mcc/BenchKit//yices/bin/yices -its -ltsminpath /home/mcc/BenchKit//lts_install_dir/ -smt -vmargs -Dosgi.locking=none -Declipse.stateSaveDelayInterval=-1 -Dosgi.configuration.area=/tmp/.eclipse -Xss8m -Xms40m -Xmx8192m -Dfile.encoding=UTF-8 -Dosgi.requiredJavaVersion=1.6
May 17, 2018 4:34:04 PM fr.lip6.move.gal.application.Application start
INFO: Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, ReachabilityDeadlock, -z3path, /home/mcc/BenchKit//z3/bin/z3, -yices2path, /home/mcc/BenchKit//yices/bin/yices, -its, -ltsminpath, /home/mcc/BenchKit//lts_install_dir/, -smt]
May 17, 2018 4:34:04 PM fr.lip6.move.gal.application.MccTranslator transformPNML
INFO: Parsing pnml file : /home/mcc/execution/model.pnml
May 17, 2018 4:34:04 PM fr.lip6.move.gal.nupn.PTNetReader loadFromXML
INFO: Load time of PNML (sax parser for PT used): 99 ms
May 17, 2018 4:34:04 PM fr.lip6.move.gal.pnml.togal.PTGALTransformer handlePage
INFO: Transformed 271 places.
May 17, 2018 4:34:04 PM fr.lip6.move.gal.pnml.togal.PTGALTransformer handlePage
INFO: Transformed 230 transitions.
May 17, 2018 4:34:04 PM fr.lip6.move.gal.pnml.togal.PnmlToGalTransformer transform
INFO: Found NUPN structural information;
May 17, 2018 4:34:04 PM fr.lip6.move.serialization.SerializationUtil systemToFile
INFO: Time to serialize gal into /home/mcc/execution/model.pnml.img.gal : 20 ms
May 17, 2018 4:34:05 PM fr.lip6.move.gal.instantiate.GALRewriter flatten
INFO: Flatten gal took : 114 ms
May 17, 2018 4:34:05 PM fr.lip6.move.serialization.SerializationUtil systemToFile
INFO: Time to serialize gal into /home/mcc/execution/model.pnml.simple.gal : 6 ms
May 17, 2018 4:34:05 PM fr.lip6.move.gal.semantics.DeterministicNextBuilder getDeterministicNext
INFO: Input system was already deterministic with 230 transitions.
May 17, 2018 4:34:05 PM fr.lip6.move.serialization.SerializationUtil systemToFile
INFO: Time to serialize gal into /home/mcc/execution/ReachabilityDeadlock.pnml.gal : 2 ms
May 17, 2018 4:34:05 PM fr.lip6.move.gal.semantics.DeterministicNextBuilder getDeterministicNext
INFO: Input system was already deterministic with 66 transitions.
May 17, 2018 4:34:05 PM fr.lip6.move.gal.gal2smt.bmc.KInductionSolver computeAndDeclareInvariants
INFO: Computed 53 place invariants in 64 ms
May 17, 2018 4:34:06 PM fr.lip6.move.gal.gal2smt.bmc.KInductionSolver init
INFO: Proved 113 variables to be positive in 504 ms
May 17, 2018 4:34:06 PM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver computeAblingMatrix
INFO: Computing symmetric may disable matrix : 66 transitions.
May 17, 2018 4:34:06 PM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver printStats
INFO: Computation of disable matrix completed :0/66 took 1 ms. Total solver calls (SAT/UNSAT): 0(0/0)
May 17, 2018 4:34:06 PM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver printStats
INFO: Computation of Complete disable matrix. took 6 ms. Total solver calls (SAT/UNSAT): 0(0/0)
May 17, 2018 4:34:06 PM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver computeAblingMatrix
INFO: Computing symmetric may enable matrix : 66 transitions.
May 17, 2018 4:34:06 PM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver printStats
INFO: Computation of Complete enable matrix. took 5 ms. Total solver calls (SAT/UNSAT): 0(0/0)
May 17, 2018 4:34:06 PM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver computeCoEnablingMatrix
INFO: Computing symmetric co enabling matrix : 66 transitions.
May 17, 2018 4:34:08 PM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver printStats
INFO: Computation of Finished co-enabling matrix. took 2357 ms. Total solver calls (SAT/UNSAT): 607(396/211)
May 17, 2018 4:34:08 PM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver computeDoNotAccord
INFO: Computing Do-Not-Accords matrix : 66 transitions.
May 17, 2018 4:34:09 PM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver printStats
INFO: Computation of Completed DNA matrix. took 577 ms. Total solver calls (SAT/UNSAT): 58(0/58)
May 17, 2018 4:34:09 PM fr.lip6.move.gal.gal2pins.Gal2PinsTransformerNext transform
INFO: Built C files in 3673ms conformant to PINS in folder :/home/mcc/execution

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DES-PT-00b"
export BK_EXAMINATION="ReachabilityDeadlock"
export BK_TOOL="itstools"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

tar xzf /home/mcc/BenchKit/INPUTS/DES-PT-00b.tgz
mv DES-PT-00b execution
cd execution
pwd
ls -lh

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-3637"
echo " Executing tool itstools"
echo " Input is DES-PT-00b, examination is ReachabilityDeadlock"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r056-smll-152646383800167"
echo "====================================================================="
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "ReachabilityDeadlock" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "ReachabilityDeadlock" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "ReachabilityDeadlock.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property ReachabilityDeadlock.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "ReachabilityDeadlock.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' ReachabilityDeadlock.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;