fond
Model Checking Contest 2018
8th edition, Bratislava, Slovakia, June 26, 2018
Execution of r044-smll-152646360200028
Last Updated
June 26, 2018

About the Execution of ITS-Tools for CircularTrains-PT-096

Execution Summary
Max Memory
Used (MB)
Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
15753.930 7180.00 17823.00 416.40 TTTTFFTFTFFTTTTT normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Waiting for the VM to be ready (probing ssh)
...............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
/home/mcc/execution
total 248K
-rw-r--r-- 1 mcc users 3.7K May 15 18:54 CTLCardinality.txt
-rw-r--r-- 1 mcc users 20K May 15 18:54 CTLCardinality.xml
-rw-r--r-- 1 mcc users 2.5K May 15 18:54 CTLFireability.txt
-rw-r--r-- 1 mcc users 15K May 15 18:54 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.0K May 15 18:49 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.0K May 15 18:49 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 2.7K May 15 18:54 LTLCardinality.txt
-rw-r--r-- 1 mcc users 13K May 15 18:54 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K May 15 18:54 LTLFireability.txt
-rw-r--r-- 1 mcc users 12K May 15 18:54 LTLFireability.xml
-rw-r--r-- 1 mcc users 4.0K May 15 18:54 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 21K May 15 18:54 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 112 May 15 18:54 ReachabilityDeadlock.txt
-rw-r--r-- 1 mcc users 350 May 15 18:54 ReachabilityDeadlock.xml
-rw-r--r-- 1 mcc users 3.2K May 15 18:54 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 18K May 15 18:54 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K May 15 18:54 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K May 15 18:54 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 15 18:49 equiv_col
-rw-r--r-- 1 mcc users 4 May 15 18:49 instance
-rw-r--r-- 1 mcc users 6 May 15 18:49 iscolored
-rw-r--r-- 1 mcc users 73K May 15 18:49 model.pnml
=====================================================================
Generated by BenchKit 2-3637
Executing tool itstools
Input is CircularTrains-PT-096, examination is ReachabilityFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r044-smll-152646360200028
=====================================================================


--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME CircularTrains-PT-096-ReachabilityFireability-00
FORMULA_NAME CircularTrains-PT-096-ReachabilityFireability-01
FORMULA_NAME CircularTrains-PT-096-ReachabilityFireability-02
FORMULA_NAME CircularTrains-PT-096-ReachabilityFireability-03
FORMULA_NAME CircularTrains-PT-096-ReachabilityFireability-04
FORMULA_NAME CircularTrains-PT-096-ReachabilityFireability-05
FORMULA_NAME CircularTrains-PT-096-ReachabilityFireability-06
FORMULA_NAME CircularTrains-PT-096-ReachabilityFireability-07
FORMULA_NAME CircularTrains-PT-096-ReachabilityFireability-08
FORMULA_NAME CircularTrains-PT-096-ReachabilityFireability-09
FORMULA_NAME CircularTrains-PT-096-ReachabilityFireability-10
FORMULA_NAME CircularTrains-PT-096-ReachabilityFireability-11
FORMULA_NAME CircularTrains-PT-096-ReachabilityFireability-12
FORMULA_NAME CircularTrains-PT-096-ReachabilityFireability-13
FORMULA_NAME CircularTrains-PT-096-ReachabilityFireability-14
FORMULA_NAME CircularTrains-PT-096-ReachabilityFireability-15

=== Now, execution of the tool begins

BK_START 1526467654903

Using solver Z3 to compute partial order matrices.
Built C files in :
/home/mcc/execution
Invoking ITS tools like this :CommandLine [args=[/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.201805151631/bin/its-reach-linux64, --gc-threshold, 2000000, --quiet, -i, /home/mcc/execution/ReachabilityFireability.pnml.gal, -t, CGAL, -reachable-file, ReachabilityFireability.prop, --nowitness], workingDir=/home/mcc/execution]

its-reach command run as :

/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.201805151631/bin/its-reach-linux64 --gc-threshold 2000000 --quiet -i /home/mcc/execution/ReachabilityFireability.pnml.gal -t CGAL -reachable-file ReachabilityFireability.prop --nowitness
Loading property file ReachabilityFireability.prop.
Read [reachable] property : CircularTrains-PT-096-ReachabilityFireability-00 with value :(((!(((Section_84>=1)&&(F85>=1))||((Section_91>=1)&&(F92>=1))))||((!((F7>=1)&&(Section_6>=1)))&&(((F27>=1)&&(Section_26>=1))||((Section_30>=1)&&(F31>=1)))))&&((Section_17>=1)&&(F18>=1)))
Read [reachable] property : CircularTrains-PT-096-ReachabilityFireability-01 with value :((F6>=1)&&(Section_5>=1))
Read [reachable] property : CircularTrains-PT-096-ReachabilityFireability-02 with value :((((((Section_65>=1)&&(F66>=1))&&((F20>=1)&&(Section_19>=1)))&&(((Section_79>=1)&&(F80>=1))||((Section_44>=1)&&(F45>=1))))&&((Section_64>=1)&&(F65>=1)))||((Section_44>=1)&&(F45>=1)))
Read [reachable] property : CircularTrains-PT-096-ReachabilityFireability-03 with value :((Section_29>=1)&&(F30>=1))
Read [reachable] property : CircularTrains-PT-096-ReachabilityFireability-04 with value :(((F1>=1)&&(Section_96>=1))&&(!((((Section_93>=1)&&(F94>=1))||((F1>=1)&&(Section_96>=1)))||(((F60>=1)&&(Section_59>=1))||((Section_71>=1)&&(F72>=1))))))
Read [invariant] property : CircularTrains-PT-096-ReachabilityFireability-05 with value :((((Section_30>=1)&&(F31>=1))||(!(((F25>=1)&&(Section_24>=1))||((F59>=1)&&(Section_58>=1)))))||(((((F59>=1)&&(Section_58>=1))&&((Section_94>=1)&&(F95>=1)))&&(((F13>=1)&&(Section_12>=1))||((F53>=1)&&(Section_52>=1))))||(!(((Section_53>=1)&&(F54>=1))&&((F24>=1)&&(Section_23>=1))))))
Read [reachable] property : CircularTrains-PT-096-ReachabilityFireability-06 with value :((!((F34>=1)&&(Section_33>=1)))&&((Section_74>=1)&&(F75>=1)))
Read [invariant] property : CircularTrains-PT-096-ReachabilityFireability-07 with value :(!(((Section_47>=1)&&(F48>=1))&&((!((F9>=1)&&(Section_8>=1)))&&(((F60>=1)&&(Section_59>=1))&&((F77>=1)&&(Section_76>=1))))))
Read [invariant] property : CircularTrains-PT-096-ReachabilityFireability-08 with value :((((!((Section_50>=1)&&(F51>=1)))||(!((Section_48>=1)&&(F49>=1))))||(((F15>=1)&&(Section_14>=1))||((Section_10>=1)&&(F11>=1))))||(((Section_66>=1)&&(F67>=1))||((Section_3>=1)&&(F4>=1))))
Read [invariant] property : CircularTrains-PT-096-ReachabilityFireability-09 with value :(((F32>=1)&&(Section_31>=1))||(((F25>=1)&&(Section_24>=1))||((!((F33>=1)&&(Section_32>=1)))||(((F34>=1)&&(Section_33>=1))&&((F20>=1)&&(Section_19>=1))))))
Read [invariant] property : CircularTrains-PT-096-ReachabilityFireability-10 with value :((!((F81>=1)&&(Section_80>=1)))||(((!((Section_90>=1)&&(F91>=1)))&&(!((Section_66>=1)&&(F67>=1))))&&((Section_35>=1)&&(F36>=1))))
Read [reachable] property : CircularTrains-PT-096-ReachabilityFireability-11 with value :(((Section_78>=1)&&(F79>=1))&&(!((!((F24>=1)&&(Section_23>=1)))||((Section_53>=1)&&(F54>=1)))))
Read [reachable] property : CircularTrains-PT-096-ReachabilityFireability-12 with value :(((Section_40>=1)&&(F41>=1))&&(((Section_64>=1)&&(F65>=1))&&((F60>=1)&&(Section_59>=1))))
Read [reachable] property : CircularTrains-PT-096-ReachabilityFireability-13 with value :((((!((Section_63>=1)&&(F64>=1)))&&(!((Section_93>=1)&&(F94>=1))))&&((((Section_64>=1)&&(F65>=1))&&((F77>=1)&&(Section_76>=1)))||(((Section_71>=1)&&(F72>=1))||((Section_22>=1)&&(F23>=1)))))&&(((((Section_61>=1)&&(F62>=1))||((F20>=1)&&(Section_19>=1)))&&(((F32>=1)&&(Section_31>=1))&&((Section_38>=1)&&(F39>=1))))||((F8>=1)&&(Section_7>=1))))
Read [reachable] property : CircularTrains-PT-096-ReachabilityFireability-14 with value :((!(((Section_85>=1)&&(F86>=1))||(!((Section_41>=1)&&(F42>=1)))))&&((!(((Section_35>=1)&&(F36>=1))||((Section_17>=1)&&(F18>=1))))||((Section_70>=1)&&(F71>=1))))
Read [reachable] property : CircularTrains-PT-096-ReachabilityFireability-15 with value :(((((F8>=1)&&(Section_7>=1))&&(((F53>=1)&&(Section_52>=1))&&((Section_22>=1)&&(F23>=1))))&&(!(((Section_28>=1)&&(F29>=1))&&((Section_29>=1)&&(F30>=1)))))&&((Section_28>=1)&&(F29>=1)))
Presburger conditions satisfied. Using coverability to approximate state space in K-Induction.
FORMULA CircularTrains-PT-096-ReachabilityFireability-04 FALSE TECHNIQUES SAT_SMT TAUTOLOGY
// Phase 1: matrix 96 rows 192 cols
invariant :Section_51 + -1'Section_49 + -1'F49 + F50 = 1
invariant :Section_18 + Section_17 + F17 = 2
invariant :F2 + -1'F1 + Section_3 + -1'Section_1 = 1
invariant :Section_54 + Section_53 + F53 = 2
invariant :Section_67 + F66 + -1'F65 + -1'Section_65 = -1
invariant :F59 + Section_60 + Section_59 = 2
invariant :Section_85 + F84 + Section_84 = 1
invariant :Section_81 + F80 + Section_80 = 2
invariant :F58 + Section_58 + Section_59 = 1
invariant :Section_28 + -1'Section_26 + F27 + -1'F26 = -1
invariant :Section_94 + F93 + -1'Section_92 + -1'F92 = -1
invariant :Section_89 + F88 + Section_88 = 1
invariant :F74 + -1'Section_76 + -1'F75 + Section_74 = 1
invariant :F46 + Section_47 + Section_46 = 1
invariant :F42 + -1'F43 + F40 + Section_40 + -1'Section_44 + -1'F41 = -1
invariant :F16 + -1'Section_15 + Section_17 + -1'F15 = 0
invariant :F37 + F39 + Section_40 + -1'F36 + Section_35 + -1'F38 + F35 = 1
invariant :Section_73 + Section_72 + F72 = 1
invariant :Section_82 + F81 + -1'F80 + -1'Section_80 = -1
invariant :F62 + Section_63 + Section_62 = 2
invariant :Section_14 + F13 + Section_13 = 1
invariant :Section_21 + Section_20 + F20 = 2
invariant :F33 + -1'F34 + Section_33 + -1'Section_35 = 0
invariant :Section_71 + Section_72 + F71 = 2
invariant :F23 + Section_24 + -1'F22 + -1'Section_22 = 1
invariant :F44 + Section_45 + Section_44 = 2
invariant :F89 + Section_90 + -1'F88 + -1'Section_88 = 1
invariant :F85 + -1'F84 + -1'Section_84 + Section_86 = 0
invariant :Section_37 + F36 + -1'Section_35 + -1'F35 = -1
invariant :F82 + -1'F81 + F80 + Section_83 + Section_80 = 2
invariant :Section_25 + Section_24 + F24 = 1
invariant :F14 + Section_15 + -1'F13 + -1'Section_13 = 1
invariant :F87 + Section_87 + Section_88 = 1
invariant :Section_69 + F68 + Section_68 = 2
invariant :F60 + Section_60 + Section_61 = 1
invariant :Section_4 + Section_5 + F4 = 1
invariant :F83 + Section_84 + Section_83 = 2
invariant :Section_95 + Section_60 + -1'F96 + -1'F43 + -1'F34 + Section_33 + Section_87 + -1'F91 + Section_90 + Section_79 + -1'F29 + -1'F1 + Section_45 + -1'F15 + -1'F68 + -1'F77 + -1'F54 + Section_3 + Section_26 + Section_10 + -1'F84 + -1'F47 + -1'F63 + -1'F8 + -1'F31 + -1'F75 + Section_49 + -1'F24 + -1'Section_72 + -1'F72 + -1'F27 + -1'F88 + -1'Section_5 + Section_70 + -1'F13 + Section_19 + -1'F66 + Section_40 + -1'F36 + Section_61 + -1'F93 + Section_74 + Section_58 + -1'F22 + -1'F81 + Section_7 + Section_83 + Section_53 + -1'F5 + Section_59 + -1'F11 + -1'F71 + -1'F4 + -1'Section_1 + -1'F41 + -1'F56 + Section_86 + Section_52 + Section_62 + -1'F20 + -1'F17 + Section_65 + -1'F38 + -1'F50 + Section_46 + Section_80 = -18
invariant :F32 + Section_33 + -1'F31 + -1'Section_31 = 1
invariant :F90 + -1'F91 + Section_90 + -1'Section_92 = 0
invariant :Section_91 + F91 + Section_92 = 1
invariant :F51 + Section_49 + F49 + Section_52 + -1'F50 = 0
invariant :F6 + -1'Section_5 + Section_7 + -1'F5 = -1
invariant :F28 + Section_26 + -1'F27 + F26 + Section_29 = 2
invariant :F94 + -1'Section_60 + F96 + F43 + F34 + -1'Section_33 + -1'Section_87 + F91 + -1'Section_90 + -1'Section_79 + F29 + F1 + -1'Section_45 + F15 + F68 + F77 + F54 + -1'Section_3 + -1'Section_26 + -1'Section_10 + F84 + F47 + F63 + F8 + F31 + F75 + -1'Section_49 + F24 + Section_72 + F72 + F27 + F88 + Section_5 + -1'Section_70 + F13 + -1'Section_19 + F66 + -1'Section_40 + F36 + -1'Section_61 + -1'Section_74 + -1'Section_58 + F22 + F81 + -1'Section_7 + -1'Section_83 + -1'Section_53 + F5 + -1'Section_59 + F11 + F71 + F4 + Section_92 + Section_1 + F41 + F56 + -1'Section_86 + -1'Section_52 + -1'Section_62 + F20 + F17 + -1'Section_65 + F92 + F38 + F50 + -1'Section_46 + -1'Section_80 = 20
invariant :Section_75 + Section_76 + F75 = 1
invariant :F19 + Section_19 + Section_20 = 1
invariant :F45 + Section_45 + Section_46 = 1
invariant :F25 + -1'Section_24 + Section_26 + -1'F24 = 0
invariant :Section_41 + F40 + Section_40 = 1
invariant :F73 + -1'Section_72 + -1'F72 + Section_74 = 0
invariant :F21 + -1'Section_20 + Section_22 + -1'F20 = -1
invariant :Section_55 + F54 + -1'Section_53 + -1'F53 = -1
invariant :F48 + -1'F47 + Section_49 + -1'Section_47 = -1
invariant :Section_36 + Section_35 + F35 = 2
invariant :Section_66 + F65 + Section_65 = 2
invariant :Section_2 + F1 + Section_1 = 1
invariant :Section_96 + F96 + Section_1 = 1
invariant :F18 + -1'Section_17 + Section_19 + -1'F17 = -1
invariant :F79 + Section_79 + Section_80 = 1
invariant :F76 + Section_76 + Section_77 = 1
invariant :Section_16 + Section_15 + F15 = 1
invariant :F30 + -1'F29 + Section_31 + -1'Section_29 = -1
invariant :Section_27 + Section_26 + F26 = 2
invariant :F70 + -1'Section_72 + Section_70 + -1'F71 = -1
invariant :F78 + Section_79 + -1'F77 + -1'Section_77 = -1
invariant :F7 + Section_8 + Section_7 = 1
invariant :F9 + Section_10 + -1'F8 + -1'Section_8 = -1
invariant :F57 + -1'Section_56 + Section_58 + -1'F56 = -1
invariant :Section_43 + F43 + Section_44 = 1
invariant :F67 + -1'F66 + F65 + Section_68 + Section_65 = 2
invariant :F86 + Section_87 + Section_86 = 2
invariant :Section_12 + -1'Section_10 + -1'F10 + F11 = 1
invariant :F95 + -1'Section_60 + F43 + F34 + -1'Section_33 + -1'Section_87 + F91 + -1'Section_90 + -1'Section_79 + F29 + F1 + -1'Section_45 + F15 + F68 + F77 + F54 + -1'Section_3 + -1'Section_26 + -1'Section_10 + F84 + F47 + F63 + F8 + F31 + F75 + -1'Section_49 + F24 + Section_72 + F72 + F27 + F88 + Section_5 + -1'Section_70 + F13 + -1'Section_19 + F66 + -1'Section_40 + F36 + -1'Section_61 + F93 + -1'Section_74 + -1'Section_58 + F22 + F81 + -1'Section_7 + -1'Section_83 + -1'Section_53 + F5 + -1'Section_59 + F11 + F71 + F4 + F41 + F56 + -1'Section_86 + -1'Section_52 + -1'Section_62 + F20 + F17 + -1'Section_65 + F38 + F50 + -1'Section_46 + -1'Section_80 = 19
invariant :Section_34 + F34 + Section_35 = 1
invariant :Section_93 + Section_92 + F92 = 2
invariant :F52 + Section_53 + Section_52 = 1
invariant :Section_48 + F47 + Section_47 = 2
invariant :Section_32 + F31 + Section_31 = 1
invariant :Section_6 + Section_5 + F5 = 2
invariant :Section_57 + Section_56 + F56 = 2
invariant :Section_78 + F77 + Section_77 = 2
invariant :Section_38 + -1'F39 + -1'Section_40 + F38 = 1
invariant :F64 + -1'Section_63 + -1'F63 + Section_65 = 0
invariant :Section_42 + -1'F40 + -1'Section_40 + F41 = 1
invariant :F3 + Section_3 + -1'Section_5 + -1'F4 = 0
invariant :F12 + Section_10 + F10 + -1'F11 + Section_13 = 0
invariant :Section_11 + Section_10 + F10 = 1
invariant :Section_9 + F8 + Section_8 = 2
invariant :Section_64 + Section_63 + F63 = 1
invariant :Section_50 + Section_49 + F49 = 1
invariant :Section_23 + F22 + Section_22 = 1
invariant :Section_30 + F29 + Section_29 = 2
invariant :Section_39 + F39 + Section_40 = 1
invariant :F55 + Section_56 + -1'F54 + Section_53 + F53 = 2
invariant :F61 + Section_61 + Section_62 = 1
invariant :F69 + -1'F68 + Section_70 + -1'Section_68 = -1
Presburger conditions satisfied. Using coverability to approximate state space in K-Induction.
// Phase 1: matrix 96 rows 192 cols
invariant :Section_51 + -1'Section_49 + -1'F49 + F50 = 1
invariant :Section_18 + Section_17 + F17 = 2
invariant :F2 + -1'F1 + Section_3 + -1'Section_1 = 1
invariant :Section_54 + Section_53 + F53 = 2
invariant :Section_67 + F66 + -1'F65 + -1'Section_65 = -1
invariant :F59 + Section_60 + Section_59 = 2
invariant :Section_85 + F84 + Section_84 = 1
invariant :Section_81 + F80 + Section_80 = 2
invariant :F58 + Section_58 + Section_59 = 1
invariant :Section_28 + -1'Section_26 + F27 + -1'F26 = -1
invariant :Section_94 + F93 + -1'Section_92 + -1'F92 = -1
invariant :Section_89 + F88 + Section_88 = 1
invariant :F74 + -1'Section_76 + -1'F75 + Section_74 = 1
invariant :F46 + Section_47 + Section_46 = 1
invariant :F42 + -1'F43 + F40 + Section_40 + -1'Section_44 + -1'F41 = -1
invariant :F16 + -1'Section_15 + Section_17 + -1'F15 = 0
invariant :F37 + F39 + Section_40 + -1'F36 + Section_35 + -1'F38 + F35 = 1
invariant :Section_73 + Section_72 + F72 = 1
invariant :Section_82 + F81 + -1'F80 + -1'Section_80 = -1
invariant :F62 + Section_63 + Section_62 = 2
invariant :Section_14 + F13 + Section_13 = 1
invariant :Section_21 + Section_20 + F20 = 2
invariant :F33 + -1'F34 + Section_33 + -1'Section_35 = 0
invariant :Section_71 + Section_72 + F71 = 2
invariant :F23 + Section_24 + -1'F22 + -1'Section_22 = 1
invariant :F44 + Section_45 + Section_44 = 2
invariant :F89 + Section_90 + -1'F88 + -1'Section_88 = 1
invariant :F85 + -1'F84 + -1'Section_84 + Section_86 = 0
invariant :Section_37 + F36 + -1'Section_35 + -1'F35 = -1
invariant :F82 + -1'F81 + F80 + Section_83 + Section_80 = 2
invariant :Section_25 + Section_24 + F24 = 1
invariant :F14 + Section_15 + -1'F13 + -1'Section_13 = 1
invariant :F87 + Section_87 + Section_88 = 1
invariant :Section_69 + F68 + Section_68 = 2
invariant :F60 + Section_60 + Section_61 = 1
invariant :Section_4 + Section_5 + F4 = 1
invariant :F83 + Section_84 + Section_83 = 2
invariant :Section_95 + Section_60 + -1'F96 + -1'F43 + -1'F34 + Section_33 + Section_87 + -1'F91 + Section_90 + Section_79 + -1'F29 + -1'F1 + Section_45 + -1'F15 + -1'F68 + -1'F77 + -1'F54 + Section_3 + Section_26 + Section_10 + -1'F84 + -1'F47 + -1'F63 + -1'F8 + -1'F31 + -1'F75 + Section_49 + -1'F24 + -1'Section_72 + -1'F72 + -1'F27 + -1'F88 + -1'Section_5 + Section_70 + -1'F13 + Section_19 + -1'F66 + Section_40 + -1'F36 + Section_61 + -1'F93 + Section_74 + Section_58 + -1'F22 + -1'F81 + Section_7 + Section_83 + Section_53 + -1'F5 + Section_59 + -1'F11 + -1'F71 + -1'F4 + -1'Section_1 + -1'F41 + -1'F56 + Section_86 + Section_52 + Section_62 + -1'F20 + -1'F17 + Section_65 + -1'F38 + -1'F50 + Section_46 + Section_80 = -18
invariant :F32 + Section_33 + -1'F31 + -1'Section_31 = 1
invariant :F90 + -1'F91 + Section_90 + -1'Section_92 = 0
invariant :Section_91 + F91 + Section_92 = 1
invariant :F51 + Section_49 + F49 + Section_52 + -1'F50 = 0
invariant :F6 + -1'Section_5 + Section_7 + -1'F5 = -1
invariant :F28 + Section_26 + -1'F27 + F26 + Section_29 = 2
invariant :F94 + -1'Section_60 + F96 + F43 + F34 + -1'Section_33 + -1'Section_87 + F91 + -1'Section_90 + -1'Section_79 + F29 + F1 + -1'Section_45 + F15 + F68 + F77 + F54 + -1'Section_3 + -1'Section_26 + -1'Section_10 + F84 + F47 + F63 + F8 + F31 + F75 + -1'Section_49 + F24 + Section_72 + F72 + F27 + F88 + Section_5 + -1'Section_70 + F13 + -1'Section_19 + F66 + -1'Section_40 + F36 + -1'Section_61 + -1'Section_74 + -1'Section_58 + F22 + F81 + -1'Section_7 + -1'Section_83 + -1'Section_53 + F5 + -1'Section_59 + F11 + F71 + F4 + Section_92 + Section_1 + F41 + F56 + -1'Section_86 + -1'Section_52 + -1'Section_62 + F20 + F17 + -1'Section_65 + F92 + F38 + F50 + -1'Section_46 + -1'Section_80 = 20
invariant :Section_75 + Section_76 + F75 = 1
invariant :F19 + Section_19 + Section_20 = 1
invariant :F45 + Section_45 + Section_46 = 1
invariant :F25 + -1'Section_24 + Section_26 + -1'F24 = 0
invariant :Section_41 + F40 + Section_40 = 1
invariant :F73 + -1'Section_72 + -1'F72 + Section_74 = 0
invariant :F21 + -1'Section_20 + Section_22 + -1'F20 = -1
invariant :Section_55 + F54 + -1'Section_53 + -1'F53 = -1
invariant :F48 + -1'F47 + Section_49 + -1'Section_47 = -1
invariant :Section_36 + Section_35 + F35 = 2
invariant :Section_66 + F65 + Section_65 = 2
invariant :Section_2 + F1 + Section_1 = 1
invariant :Section_96 + F96 + Section_1 = 1
invariant :F18 + -1'Section_17 + Section_19 + -1'F17 = -1
invariant :F79 + Section_79 + Section_80 = 1
invariant :F76 + Section_76 + Section_77 = 1
invariant :Section_16 + Section_15 + F15 = 1
invariant :F30 + -1'F29 + Section_31 + -1'Section_29 = -1
invariant :Section_27 + Section_26 + F26 = 2
invariant :F70 + -1'Section_72 + Section_70 + -1'F71 = -1
invariant :F78 + Section_79 + -1'F77 + -1'Section_77 = -1
invariant :F7 + Section_8 + Section_7 = 1
invariant :F9 + Section_10 + -1'F8 + -1'Section_8 = -1
invariant :F57 + -1'Section_56 + Section_58 + -1'F56 = -1
invariant :Section_43 + F43 + Section_44 = 1
invariant :F67 + -1'F66 + F65 + Section_68 + Section_65 = 2
invariant :F86 + Section_87 + Section_86 = 2
invariant :Section_12 + -1'Section_10 + -1'F10 + F11 = 1
invariant :F95 + -1'Section_60 + F43 + F34 + -1'Section_33 + -1'Section_87 + F91 + -1'Section_90 + -1'Section_79 + F29 + F1 + -1'Section_45 + F15 + F68 + F77 + F54 + -1'Section_3 + -1'Section_26 + -1'Section_10 + F84 + F47 + F63 + F8 + F31 + F75 + -1'Section_49 + F24 + Section_72 + F72 + F27 + F88 + Section_5 + -1'Section_70 + F13 + -1'Section_19 + F66 + -1'Section_40 + F36 + -1'Section_61 + F93 + -1'Section_74 + -1'Section_58 + F22 + F81 + -1'Section_7 + -1'Section_83 + -1'Section_53 + F5 + -1'Section_59 + F11 + F71 + F4 + F41 + F56 + -1'Section_86 + -1'Section_52 + -1'Section_62 + F20 + F17 + -1'Section_65 + F38 + F50 + -1'Section_46 + -1'Section_80 = 19
invariant :Section_34 + F34 + Section_35 = 1
invariant :Section_93 + Section_92 + F92 = 2
invariant :F52 + Section_53 + Section_52 = 1
invariant :Section_48 + F47 + Section_47 = 2
invariant :Section_32 + F31 + Section_31 = 1
invariant :Section_6 + Section_5 + F5 = 2
invariant :Section_57 + Section_56 + F56 = 2
invariant :Section_78 + F77 + Section_77 = 2
invariant :Section_38 + -1'F39 + -1'Section_40 + F38 = 1
invariant :F64 + -1'Section_63 + -1'F63 + Section_65 = 0
invariant :Section_42 + -1'F40 + -1'Section_40 + F41 = 1
invariant :F3 + Section_3 + -1'Section_5 + -1'F4 = 0
invariant :F12 + Section_10 + F10 + -1'F11 + Section_13 = 0
invariant :Section_11 + Section_10 + F10 = 1
invariant :Section_9 + F8 + Section_8 = 2
invariant :Section_64 + Section_63 + F63 = 1
invariant :Section_50 + Section_49 + F49 = 1
invariant :Section_23 + F22 + Section_22 = 1
invariant :Section_30 + F29 + Section_29 = 2
invariant :Section_39 + F39 + Section_40 = 1
invariant :F55 + Section_56 + -1'F54 + Section_53 + F53 = 2
invariant :F61 + Section_61 + Section_62 = 1
invariant :F69 + -1'F68 + Section_70 + -1'Section_68 = -1
Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
CircularTrains\_PT\_096\_flat\_flat,2.5913e+21,2.3447,55084,2,12302,5,284938,6,0,867,298118,0
Total reachable state count : 2591300278296609652224

Verifying 16 reachability properties.
Reachability property CircularTrains-PT-096-ReachabilityFireability-00 is true.
FORMULA CircularTrains-PT-096-ReachabilityFireability-00 TRUE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
CircularTrains-PT-096-ReachabilityFireability-00,6.23635e+19,2.40987,55332,2,19869,6,284938,7,0,896,298118,0
Reachability property CircularTrains-PT-096-ReachabilityFireability-01 is true.
FORMULA CircularTrains-PT-096-ReachabilityFireability-01 TRUE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
CircularTrains-PT-096-ReachabilityFireability-01,1,2.41215,55388,2,193,7,284938,8,0,899,298118,0
Reachability property CircularTrains-PT-096-ReachabilityFireability-02 is true.
FORMULA CircularTrains-PT-096-ReachabilityFireability-02 TRUE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
CircularTrains-PT-096-ReachabilityFireability-02,1,2.42247,55388,2,193,8,284938,9,0,920,298118,0
Reachability property CircularTrains-PT-096-ReachabilityFireability-03 is true.
FORMULA CircularTrains-PT-096-ReachabilityFireability-03 TRUE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
CircularTrains-PT-096-ReachabilityFireability-03,1,2.4231,55388,2,193,9,284938,10,0,923,298118,0
Reachability property CircularTrains-PT-096-ReachabilityFireability-04 does not hold.
No reachable states exhibit your property : CircularTrains-PT-096-ReachabilityFireability-04

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
CircularTrains-PT-096-ReachabilityFireability-04,0,2.43641,55388,1,0,9,284938,11,0,946,298118,0
Invariant property CircularTrains-PT-096-ReachabilityFireability-05 does not hold.
FORMULA CircularTrains-PT-096-ReachabilityFireability-05 FALSE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
CircularTrains-PT-096-ReachabilityFireability-05,1.78254e+18,2.47444,55388,2,9568,10,284938,12,0,986,298118,0
Reachability property CircularTrains-PT-096-ReachabilityFireability-06 is true.
FORMULA CircularTrains-PT-096-ReachabilityFireability-06 TRUE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
CircularTrains-PT-096-ReachabilityFireability-06,2.65249e+15,2.48734,55452,2,6975,11,284938,13,0,995,298118,0
Invariant property CircularTrains-PT-096-ReachabilityFireability-07 does not hold.
FORMULA CircularTrains-PT-096-ReachabilityFireability-07 FALSE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
CircularTrains-PT-096-ReachabilityFireability-07,2.23044e+14,2.50572,55452,2,6322,12,284938,14,0,1012,298118,0
Invariant property CircularTrains-PT-096-ReachabilityFireability-08 is true.
FORMULA CircularTrains-PT-096-ReachabilityFireability-08 TRUE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
CircularTrains-PT-096-ReachabilityFireability-08,0,2.53984,55452,1,0,12,284938,15,0,1042,298118,0
Invariant property CircularTrains-PT-096-ReachabilityFireability-09 does not hold.
FORMULA CircularTrains-PT-096-ReachabilityFireability-09 FALSE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
CircularTrains-PT-096-ReachabilityFireability-09,1,2.54221,55452,2,193,13,284938,16,0,1063,298118,0
Invariant property CircularTrains-PT-096-ReachabilityFireability-10 does not hold.
FORMULA CircularTrains-PT-096-ReachabilityFireability-10 FALSE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
CircularTrains-PT-096-ReachabilityFireability-10,2.95806e+19,2.57869,55452,2,15470,14,284938,17,0,1079,298118,0
Reachability property CircularTrains-PT-096-ReachabilityFireability-11 is true.
FORMULA CircularTrains-PT-096-ReachabilityFireability-11 TRUE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
CircularTrains-PT-096-ReachabilityFireability-11,1.1444e+16,2.5959,55452,2,7490,15,284938,18,0,1089,298118,0
Reachability property CircularTrains-PT-096-ReachabilityFireability-12 is true.
FORMULA CircularTrains-PT-096-ReachabilityFireability-12 TRUE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
CircularTrains-PT-096-ReachabilityFireability-12,8.67249e+09,2.60542,55452,2,3525,16,284938,19,0,1097,298118,0
Reachability property CircularTrains-PT-096-ReachabilityFireability-13 is true.
FORMULA CircularTrains-PT-096-ReachabilityFireability-13 TRUE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
CircularTrains-PT-096-ReachabilityFireability-13,7.98195e+09,2.62204,55452,2,5997,17,284938,20,0,1123,298118,0
Reachability property CircularTrains-PT-096-ReachabilityFireability-14 is true.
FORMULA CircularTrains-PT-096-ReachabilityFireability-14 TRUE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
CircularTrains-PT-096-ReachabilityFireability-14,1,2.62392,55452,2,193,18,284938,21,0,1138,298118,0
Reachability property CircularTrains-PT-096-ReachabilityFireability-15 is true.
FORMULA CircularTrains-PT-096-ReachabilityFireability-15 TRUE TECHNIQUES DECISION_DIAGRAMS TOPOLOGICAL COLLATERAL_PROCESSING

Model ,|S| ,Time ,Mem(kb) ,fin. SDD ,fin. DDD ,peak SDD ,peak DDD ,SDD Hom ,SDD cache peak ,DDD Hom ,DDD cachepeak ,SHom cache
CircularTrains-PT-096-ReachabilityFireability-15,1,2.62741,55452,2,193,19,284938,22,0,1165,298118,0
Running compilation step : CommandLine [args=[gcc, -c, -I/home/mcc/BenchKit//lts_install_dir//include, -I., -std=c99, -fPIC, -O3, model.c], workingDir=/home/mcc/execution]
WARNING : LTS min runner thread was asked to interrupt. Dying gracefully.

BK_STOP 1526467662083

--------------------
content from stderr:

+ export BINDIR=/home/mcc/BenchKit/
+ BINDIR=/home/mcc/BenchKit/
++ pwd
+ export MODEL=/home/mcc/execution
+ MODEL=/home/mcc/execution
+ /home/mcc/BenchKit//runeclipse.sh /home/mcc/execution ReachabilityFireability -its -ltsminpath /home/mcc/BenchKit//lts_install_dir/ -smt
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ /home/mcc/BenchKit//itstools/its-tools -consoleLog -data /home/mcc/execution/workspace -pnfolder /home/mcc/execution -examination ReachabilityFireability -z3path /home/mcc/BenchKit//z3/bin/z3 -yices2path /home/mcc/BenchKit//yices/bin/yices -its -ltsminpath /home/mcc/BenchKit//lts_install_dir/ -smt -vmargs -Dosgi.locking=none -Declipse.stateSaveDelayInterval=-1 -Dosgi.configuration.area=/tmp/.eclipse -Xss8m -Xms40m -Xmx8192m -Dfile.encoding=UTF-8 -Dosgi.requiredJavaVersion=1.6
May 16, 2018 10:47:37 AM fr.lip6.move.gal.application.Application start
INFO: Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, ReachabilityFireability, -z3path, /home/mcc/BenchKit//z3/bin/z3, -yices2path, /home/mcc/BenchKit//yices/bin/yices, -its, -ltsminpath, /home/mcc/BenchKit//lts_install_dir/, -smt]
May 16, 2018 10:47:37 AM fr.lip6.move.gal.application.MccTranslator transformPNML
INFO: Parsing pnml file : /home/mcc/execution/model.pnml
May 16, 2018 10:47:37 AM fr.lip6.move.gal.nupn.PTNetReader loadFromXML
INFO: Load time of PNML (sax parser for PT used): 71 ms
May 16, 2018 10:47:37 AM fr.lip6.move.gal.pnml.togal.PTGALTransformer handlePage
INFO: Transformed 192 places.
May 16, 2018 10:47:37 AM fr.lip6.move.gal.pnml.togal.PTGALTransformer handlePage
INFO: Transformed 96 transitions.
May 16, 2018 10:47:37 AM fr.lip6.move.serialization.SerializationUtil systemToFile
INFO: Time to serialize gal into /home/mcc/execution/model.pnml.img.gal : 15 ms
May 16, 2018 10:47:37 AM fr.lip6.move.gal.instantiate.GALRewriter flatten
INFO: Flatten gal took : 79 ms
May 16, 2018 10:47:37 AM fr.lip6.move.gal.instantiate.GALRewriter flatten
INFO: Flatten gal took : 55 ms
May 16, 2018 10:47:37 AM fr.lip6.move.serialization.SerializationUtil systemToFile
INFO: Time to serialize gal into /home/mcc/execution/ReachabilityFireability.pnml.gal : 5 ms
May 16, 2018 10:47:37 AM fr.lip6.move.serialization.SerializationUtil serializePropertiesForITSTools
INFO: Time to serialize properties into /home/mcc/execution/ReachabilityFireability.prop : 2 ms
May 16, 2018 10:47:38 AM fr.lip6.move.gal.instantiate.GALRewriter flatten
INFO: Flatten gal took : 46 ms
May 16, 2018 10:47:38 AM fr.lip6.move.gal.semantics.DeterministicNextBuilder getDeterministicNext
INFO: Input system was already deterministic with 96 transitions.
May 16, 2018 10:47:38 AM fr.lip6.move.gal.semantics.DeterministicNextBuilder getDeterministicNext
INFO: Input system was already deterministic with 96 transitions.
May 16, 2018 10:47:38 AM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd checkProperties
INFO: Result for false tautology is UNSAT, reachability predicate is unrealizable CircularTrains-PT-096-ReachabilityFireability-04
May 16, 2018 10:47:38 AM fr.lip6.move.gal.gal2smt.bmc.KInductionSolver computeAndDeclareInvariants
INFO: Computed 97 place invariants in 111 ms
May 16, 2018 10:47:38 AM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd checkProperties
INFO: Ran tautology test, simplified 1 / 16 in 665 ms.
May 16, 2018 10:47:38 AM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property CircularTrains-PT-096-ReachabilityFireability-00(UNSAT) depth K=0 took 15 ms
May 16, 2018 10:47:38 AM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property CircularTrains-PT-096-ReachabilityFireability-01(UNSAT) depth K=0 took 20 ms
May 16, 2018 10:47:38 AM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property CircularTrains-PT-096-ReachabilityFireability-02(UNSAT) depth K=0 took 16 ms
May 16, 2018 10:47:38 AM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property CircularTrains-PT-096-ReachabilityFireability-03(UNSAT) depth K=0 took 1 ms
May 16, 2018 10:47:38 AM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property CircularTrains-PT-096-ReachabilityFireability-05(UNSAT) depth K=0 took 1 ms
May 16, 2018 10:47:38 AM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property CircularTrains-PT-096-ReachabilityFireability-06(UNSAT) depth K=0 took 0 ms
May 16, 2018 10:47:38 AM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property CircularTrains-PT-096-ReachabilityFireability-07(UNSAT) depth K=0 took 0 ms
May 16, 2018 10:47:38 AM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property CircularTrains-PT-096-ReachabilityFireability-08(UNSAT) depth K=0 took 16 ms
May 16, 2018 10:47:38 AM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property CircularTrains-PT-096-ReachabilityFireability-09(UNSAT) depth K=0 took 19 ms
May 16, 2018 10:47:38 AM fr.lip6.move.gal.semantics.DeterministicNextBuilder getDeterministicNext
INFO: Input system was already deterministic with 96 transitions.
May 16, 2018 10:47:38 AM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property CircularTrains-PT-096-ReachabilityFireability-10(UNSAT) depth K=0 took 13 ms
May 16, 2018 10:47:38 AM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property CircularTrains-PT-096-ReachabilityFireability-11(UNSAT) depth K=0 took 10 ms
May 16, 2018 10:47:38 AM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property CircularTrains-PT-096-ReachabilityFireability-12(UNSAT) depth K=0 took 11 ms
May 16, 2018 10:47:38 AM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property CircularTrains-PT-096-ReachabilityFireability-13(UNSAT) depth K=0 took 9 ms
May 16, 2018 10:47:38 AM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property CircularTrains-PT-096-ReachabilityFireability-14(UNSAT) depth K=0 took 9 ms
May 16, 2018 10:47:38 AM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property CircularTrains-PT-096-ReachabilityFireability-15(UNSAT) depth K=0 took 8 ms
May 16, 2018 10:47:38 AM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property CircularTrains-PT-096-ReachabilityFireability-00(UNSAT) depth K=1 took 9 ms
May 16, 2018 10:47:38 AM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property CircularTrains-PT-096-ReachabilityFireability-01(UNSAT) depth K=1 took 26 ms
May 16, 2018 10:47:38 AM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property CircularTrains-PT-096-ReachabilityFireability-02(UNSAT) depth K=1 took 28 ms
May 16, 2018 10:47:38 AM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property CircularTrains-PT-096-ReachabilityFireability-03(UNSAT) depth K=1 took 12 ms
May 16, 2018 10:47:38 AM fr.lip6.move.gal.gal2smt.bmc.KInductionSolver computeAndDeclareInvariants
INFO: Computed 97 place invariants in 45 ms
May 16, 2018 10:47:38 AM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property CircularTrains-PT-096-ReachabilityFireability-05(UNSAT) depth K=1 took 17 ms
May 16, 2018 10:47:38 AM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property CircularTrains-PT-096-ReachabilityFireability-06(UNSAT) depth K=1 took 20 ms
May 16, 2018 10:47:39 AM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property CircularTrains-PT-096-ReachabilityFireability-07(UNSAT) depth K=1 took 19 ms
May 16, 2018 10:47:39 AM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property CircularTrains-PT-096-ReachabilityFireability-08(UNSAT) depth K=1 took 20 ms
May 16, 2018 10:47:39 AM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property CircularTrains-PT-096-ReachabilityFireability-09(UNSAT) depth K=1 took 7 ms
May 16, 2018 10:47:39 AM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property CircularTrains-PT-096-ReachabilityFireability-10(UNSAT) depth K=1 took 7 ms
May 16, 2018 10:47:39 AM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property CircularTrains-PT-096-ReachabilityFireability-11(UNSAT) depth K=1 took 12 ms
May 16, 2018 10:47:39 AM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property CircularTrains-PT-096-ReachabilityFireability-12(UNSAT) depth K=1 took 31 ms
May 16, 2018 10:47:39 AM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property CircularTrains-PT-096-ReachabilityFireability-13(UNSAT) depth K=1 took 13 ms
May 16, 2018 10:47:39 AM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property CircularTrains-PT-096-ReachabilityFireability-14(UNSAT) depth K=1 took 14 ms
May 16, 2018 10:47:39 AM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property CircularTrains-PT-096-ReachabilityFireability-15(UNSAT) depth K=1 took 10 ms
May 16, 2018 10:47:39 AM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property CircularTrains-PT-096-ReachabilityFireability-00(UNSAT) depth K=2 took 414 ms
May 16, 2018 10:47:40 AM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solution for property CircularTrains-PT-096-ReachabilityFireability-01(UNSAT) depth K=2 took 686 ms
May 16, 2018 10:47:40 AM fr.lip6.move.gal.gal2smt.bmc.KInductionSolver init
INFO: Proved 192 variables to be positive in 1961 ms
May 16, 2018 10:47:40 AM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver computeAblingMatrix
INFO: Computing symmetric may disable matrix : 96 transitions.
May 16, 2018 10:47:40 AM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver printStats
INFO: Computation of disable matrix completed :0/96 took 0 ms. Total solver calls (SAT/UNSAT): 0(0/0)
May 16, 2018 10:47:40 AM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver printStats
INFO: Computation of Complete disable matrix. took 6 ms. Total solver calls (SAT/UNSAT): 0(0/0)
May 16, 2018 10:47:40 AM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver computeAblingMatrix
INFO: Computing symmetric may enable matrix : 96 transitions.
May 16, 2018 10:47:40 AM fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver printStats
INFO: Computation of Complete enable matrix. took 5 ms. Total solver calls (SAT/UNSAT): 0(0/0)
May 16, 2018 10:47:40 AM fr.lip6.move.gal.gal2smt.bmc.KInductionSolver init
INFO: Proved 192 variables to be positive in 1756 ms
May 16, 2018 10:47:40 AM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd checkProperties
WARNING: Interrupting SMT solver.
May 16, 2018 10:47:40 AM fr.lip6.move.gal.gal2smt.bmc.NextBMCSolver checkSat
WARNING: SMT solver unexpectedly returned 'unknown' answer, retrying.
java.lang.RuntimeException: SMT solver raised an error :unknown
at fr.lip6.move.gal.gal2smt.bmc.NextBMCSolver.checkSat(NextBMCSolver.java:318)
at fr.lip6.move.gal.gal2smt.bmc.NextBMCSolver.checkSat(NextBMCSolver.java:305)
at fr.lip6.move.gal.gal2smt.bmc.NextBMCSolver.verifyAssertion(NextBMCSolver.java:452)
at fr.lip6.move.gal.gal2smt.bmc.NextBMCSolver.verify(NextBMCSolver.java:435)
at fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd.runBMC(Gal2SMTFrontEnd.java:378)
at fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd.access$0(Gal2SMTFrontEnd.java:350)
at fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd$1.run(Gal2SMTFrontEnd.java:159)
at java.lang.Thread.run(Thread.java:748)
May 16, 2018 10:47:40 AM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
WARNING: Unexpected error occurred while running SMT. Was verifying CircularTrains-PT-096-ReachabilityFireability-02 SMT depth 2
java.lang.RuntimeException: java.lang.RuntimeException: SMT solver raised an error :unknown
at fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd.runBMC(Gal2SMTFrontEnd.java:404)
at fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd.access$0(Gal2SMTFrontEnd.java:350)
at fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd$1.run(Gal2SMTFrontEnd.java:159)
at java.lang.Thread.run(Thread.java:748)
Caused by: java.lang.RuntimeException: SMT solver raised an error :unknown
at fr.lip6.move.gal.gal2smt.bmc.NextBMCSolver.checkSat(NextBMCSolver.java:318)
at fr.lip6.move.gal.gal2smt.bmc.NextBMCSolver.checkSat(NextBMCSolver.java:305)
at fr.lip6.move.gal.gal2smt.bmc.NextBMCSolver.verifyAssertion(NextBMCSolver.java:452)
at fr.lip6.move.gal.gal2smt.bmc.NextBMCSolver.verify(NextBMCSolver.java:435)
at fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd.runBMC(Gal2SMTFrontEnd.java:378)
... 3 more
May 16, 2018 10:47:40 AM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: During BMC, SMT solver timed out at depth 2
May 16, 2018 10:47:40 AM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runBMC
INFO: BMC solving timed out (3600000 secs) at depth 2
Skipping mayMatrices nes/nds SMT solver raised an exception or timeout.
java.lang.RuntimeException: SMT solver raised an exception or timeout.
at fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver.computeAblingForPredicate(NecessaryEnablingsolver.java:755)
at fr.lip6.move.gal.gal2pins.Gal2PinsTransformerNext.printLabels(Gal2PinsTransformerNext.java:502)
at fr.lip6.move.gal.gal2pins.Gal2PinsTransformerNext.printDependencyMatrix(Gal2PinsTransformerNext.java:209)
at fr.lip6.move.gal.gal2pins.Gal2PinsTransformerNext.buildBodyFile(Gal2PinsTransformerNext.java:85)
at fr.lip6.move.gal.gal2pins.Gal2PinsTransformerNext.transform(Gal2PinsTransformerNext.java:830)
at fr.lip6.move.gal.application.LTSminRunner$1.run(LTSminRunner.java:71)
at java.lang.Thread.run(Thread.java:748)
May 16, 2018 10:47:40 AM fr.lip6.move.gal.gal2smt.bmc.NextBMCSolver checkSat
WARNING: SMT solver unexpectedly returned 'unknown' answer, retrying.
java.lang.RuntimeException: SMT solver raised an error :unknown
at fr.lip6.move.gal.gal2smt.bmc.NextBMCSolver.checkSat(NextBMCSolver.java:318)
at fr.lip6.move.gal.gal2smt.bmc.NextBMCSolver.checkSat(NextBMCSolver.java:305)
at fr.lip6.move.gal.gal2smt.bmc.KInductionSolver.verify(KInductionSolver.java:573)
at fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd.runKInduction(Gal2SMTFrontEnd.java:301)
at fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd.access$1(Gal2SMTFrontEnd.java:274)
at fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd$2.run(Gal2SMTFrontEnd.java:166)
at java.lang.Thread.run(Thread.java:748)
May 16, 2018 10:47:40 AM fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd runKInduction
WARNING: Unexpected error occurred while running SMT. Was verifying CircularTrains-PT-096-ReachabilityFireability-00 K-induction depth 0
Exception in thread "Thread-8" java.lang.RuntimeException: java.lang.RuntimeException: SMT solver raised an error :unknown
at fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd.runKInduction(Gal2SMTFrontEnd.java:336)
at fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd.access$1(Gal2SMTFrontEnd.java:274)
at fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd$2.run(Gal2SMTFrontEnd.java:166)
at java.lang.Thread.run(Thread.java:748)
Caused by: java.lang.RuntimeException: SMT solver raised an error :unknown
at fr.lip6.move.gal.gal2smt.bmc.NextBMCSolver.checkSat(NextBMCSolver.java:318)
at fr.lip6.move.gal.gal2smt.bmc.NextBMCSolver.checkSat(NextBMCSolver.java:305)
at fr.lip6.move.gal.gal2smt.bmc.KInductionSolver.verify(KInductionSolver.java:573)
at fr.lip6.move.gal.gal2smt.Gal2SMTFrontEnd.runKInduction(Gal2SMTFrontEnd.java:301)
... 3 more
May 16, 2018 10:47:40 AM fr.lip6.move.gal.application.SMTRunner$2 run
INFO: SMT solved 1/ 16 properties. Interrupting other analysis methods.
May 16, 2018 10:47:40 AM fr.lip6.move.gal.gal2pins.Gal2PinsTransformerNext transform
INFO: Built C files in 2914ms conformant to PINS in folder :/home/mcc/execution

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="CircularTrains-PT-096"
export BK_EXAMINATION="ReachabilityFireability"
export BK_TOOL="itstools"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

tar xzf /home/mcc/BenchKit/INPUTS/CircularTrains-PT-096.tgz
mv CircularTrains-PT-096 execution
cd execution
pwd
ls -lh

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-3637"
echo " Executing tool itstools"
echo " Input is CircularTrains-PT-096, examination is ReachabilityFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r044-smll-152646360200028"
echo "====================================================================="
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "ReachabilityFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "ReachabilityFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "ReachabilityFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property ReachabilityFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "ReachabilityFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' ReachabilityFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;