fond
Model Checking Contest @ Petri Nets 2015
Bruxelles, Belgium, June 23, 2015
Execution of r204st-blw3-143341204600165
Last Updated
August 19, 2015

About the Execution of Marcie for S_PermAdmissibility-PT-01

Execution Summary
Max Memory
Used (MB)
Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
5050.260 213640.00 213010.00 10.00 FTTFFFTFTFTFFTFF normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Waiting for the VM to be ready (probing ssh)
.........
=====================================================================
Generated by BenchKit 2-2270
Executing tool marcie
Input is S_PermAdmissibility-PT-01, examination is ReachabilityCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 1
Run identifier is r204st-blw3-143341204600165
=====================================================================


--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME PermAdmissibility-COL-01-ReachabilityCardinality-0
FORMULA_NAME PermAdmissibility-COL-01-ReachabilityCardinality-1
FORMULA_NAME PermAdmissibility-COL-01-ReachabilityCardinality-10
FORMULA_NAME PermAdmissibility-COL-01-ReachabilityCardinality-11
FORMULA_NAME PermAdmissibility-COL-01-ReachabilityCardinality-12
FORMULA_NAME PermAdmissibility-COL-01-ReachabilityCardinality-13
FORMULA_NAME PermAdmissibility-COL-01-ReachabilityCardinality-14
FORMULA_NAME PermAdmissibility-COL-01-ReachabilityCardinality-15
FORMULA_NAME PermAdmissibility-COL-01-ReachabilityCardinality-2
FORMULA_NAME PermAdmissibility-COL-01-ReachabilityCardinality-3
FORMULA_NAME PermAdmissibility-COL-01-ReachabilityCardinality-4
FORMULA_NAME PermAdmissibility-COL-01-ReachabilityCardinality-5
FORMULA_NAME PermAdmissibility-COL-01-ReachabilityCardinality-6
FORMULA_NAME PermAdmissibility-COL-01-ReachabilityCardinality-7
FORMULA_NAME PermAdmissibility-COL-01-ReachabilityCardinality-8
FORMULA_NAME PermAdmissibility-COL-01-ReachabilityCardinality-9

=== Now, execution of the tool begins

BK_START 1433635037441

Model: S_PermAdmissibility-PT-01
reachability algorithm:
Saturation-based algorithm
variable ordering algorithm:
Calculated like in [Noa99]
--memory=6 --suppress --rs-algorithm=3 --place-order=5

Marcie rev. 1429:1432M (built: crohr on 2014-10-22)
A model checker for Generalized Stochastic Petri nets

authors: Alex Tovchigrechko (IDD package and CTL model checking)

Martin Schwarick (Symbolic numerical analysis and CSL model checking)

Christian Rohr (Simulative and approximative numerical model checking)

marcie@informatik.tu-cottbus.de

called as: marcie --net-file=model.pnml --mcc-file=ReachabilityCardinality.xml --memory=6 --suppress --rs-algorithm=3 --place-order=5

parse successfull
net created successfully

(NrP: 168 NrTr: 592 NrArc: 3456)

net check time: 0m0sec

parse formulas successfull
formulas created successfully
place and transition orderings generation:0m0sec

init dd package: 0m3sec


RS generation: 0m34sec


-> reachability set: #nodes 66992 (6.7e+04) #states 52,537 (4)



starting MCC model checker
--------------------------

checking: EF [[[[sum(aux8_2, aux8_6, aux8_3, aux8_7)<=sum(aux16_7, aux16_6, aux16_5, aux16_4, aux16_3, aux16_2, aux16_1, aux16_0) & sum(out7_6, out7_7, out7_4, out7_5, out7_2, out7_3, out7_0, out7_1)<=sum(aux8_2, aux8_6, aux8_3, aux8_7)] & [3<=sum(aux9_3, aux9_2, aux9_1, aux9_0, aux9_7, aux9_6, aux9_5, aux9_4) | 2<=sum(aux7_2, aux7_3, aux7_6, aux7_7)]] & [~ [3<=sum(out7_6, out7_7, out7_4, out7_5, out7_2, out7_3, out7_0, out7_1)] & ~ [sum(aux6_4, aux6_1, aux6_5, aux6_0)<=sum(aux5_4, aux5_5, aux5_0, aux5_1)]]]]
normalized: E [true U [[[sum(aux8_2, aux8_6, aux8_3, aux8_7)<=sum(aux16_7, aux16_6, aux16_5, aux16_4, aux16_3, aux16_2, aux16_1, aux16_0) & sum(out7_6, out7_7, out7_4, out7_5, out7_2, out7_3, out7_0, out7_1)<=sum(aux8_2, aux8_6, aux8_3, aux8_7)] & [3<=sum(aux9_3, aux9_2, aux9_1, aux9_0, aux9_7, aux9_6, aux9_5, aux9_4) | 2<=sum(aux7_2, aux7_3, aux7_6, aux7_7)]] & [~ [3<=sum(out7_6, out7_7, out7_4, out7_5, out7_2, out7_3, out7_0, out7_1)] & ~ [sum(aux6_4, aux6_1, aux6_5, aux6_0)<=sum(aux5_4, aux5_5, aux5_0, aux5_1)]]]]

abstracting: (sum(aux6_4, aux6_1, aux6_5, aux6_0)<=sum(aux5_4, aux5_5, aux5_0, aux5_1)) states: 52,153 (4)
abstracting: (3<=sum(out7_6, out7_7, out7_4, out7_5, out7_2, out7_3, out7_0, out7_1)) states: 0
abstracting: (2<=sum(aux7_2, aux7_3, aux7_6, aux7_7)) states: 32
abstracting: (3<=sum(aux9_3, aux9_2, aux9_1, aux9_0, aux9_7, aux9_6, aux9_5, aux9_4)) states: 0
abstracting: (sum(out7_6, out7_7, out7_4, out7_5, out7_2, out7_3, out7_0, out7_1)<=sum(aux8_2, aux8_6, aux8_3, aux8_7)) states: 33,849 (4)
abstracting: (sum(aux8_2, aux8_6, aux8_3, aux8_7)<=sum(aux16_7, aux16_6, aux16_5, aux16_4, aux16_3, aux16_2, aux16_1, aux16_0)) states: 52,137 (4)
-> the formula is FALSE

FORMULA PermAdmissibility-COL-01-ReachabilityCardinality-0 FALSE TECHNIQUES SEQUENTIAL_PROCESSING DECISION_DIAGRAMS UNFOLDING_TO_PT

MC time: 0m7sec

checking: AG [~ [[[sum(aux5_4, aux5_5, aux5_0, aux5_1)<=c13 & 2<=c11] & ~ [c11<=c5]]]]
normalized: ~ [E [true U [~ [c11<=c5] & [sum(aux5_4, aux5_5, aux5_0, aux5_1)<=c13 & 2<=c11]]]]

abstracting: (2<=c11) states: 0
abstracting: (sum(aux5_4, aux5_5, aux5_0, aux5_1)<=c13) states: 52,433 (4)
abstracting: (c11<=c5) states: 52,473 (4)
-> the formula is TRUE

FORMULA PermAdmissibility-COL-01-ReachabilityCardinality-1 TRUE TECHNIQUES SEQUENTIAL_PROCESSING DECISION_DIAGRAMS UNFOLDING_TO_PT

MC time: 0m2sec

checking: EF [~ [sum(out5_7, out5_4, out5_3, out5_6, out5_5, out5_0, out5_2, out5_1)<=c7]]
normalized: E [true U ~ [sum(out5_7, out5_4, out5_3, out5_6, out5_5, out5_0, out5_2, out5_1)<=c7]]

abstracting: (sum(out5_7, out5_4, out5_3, out5_6, out5_5, out5_0, out5_2, out5_1)<=c7) states: 15,161 (4)
-> the formula is TRUE

FORMULA PermAdmissibility-COL-01-ReachabilityCardinality-2 TRUE TECHNIQUES SEQUENTIAL_PROCESSING DECISION_DIAGRAMS UNFOLDING_TO_PT

MC time: 1m52sec

checking: EF [[[[2<=sum(out6_7, out6_3, out6_4, out6_5, out6_6, out6_0, out6_2, out6_1) & 1<=c11] & c9<=c11] & 1<=c110]]
normalized: E [true U [1<=c110 & [c9<=c11 & [2<=sum(out6_7, out6_3, out6_4, out6_5, out6_6, out6_0, out6_2, out6_1) & 1<=c11]]]]

abstracting: (1<=c11) states: 64
abstracting: (2<=sum(out6_7, out6_3, out6_4, out6_5, out6_6, out6_0, out6_2, out6_1)) states: 0
abstracting: (c9<=c11) states: 52,521 (4)
abstracting: (1<=c110) states: 64
-> the formula is FALSE

FORMULA PermAdmissibility-COL-01-ReachabilityCardinality-3 FALSE TECHNIQUES SEQUENTIAL_PROCESSING DECISION_DIAGRAMS UNFOLDING_TO_PT

MC time: 0m1sec

checking: AG [[c12<=sum(aux6_4, aux6_1, aux6_5, aux6_0) | [sum(in1_0, in1_1)<=c13 & [1<=sum(out1_3, out1_4, out1_1, out1_2, out1_7, out1_5, out1_6, out1_0) | 1<=c110]]]]
normalized: ~ [E [true U ~ [[c12<=sum(aux6_4, aux6_1, aux6_5, aux6_0) | [sum(in1_0, in1_1)<=c13 & [1<=sum(out1_3, out1_4, out1_1, out1_2, out1_7, out1_5, out1_6, out1_0) | 1<=c110]]]]]]

abstracting: (1<=c110) states: 64
abstracting: (1<=sum(out1_3, out1_4, out1_1, out1_2, out1_7, out1_5, out1_6, out1_0)) states: 46,720 (4)
abstracting: (sum(in1_0, in1_1)<=c13) states: 52,532 (4)
abstracting: (c12<=sum(aux6_4, aux6_1, aux6_5, aux6_0)) states: 52,537 (4)
-> the formula is TRUE

FORMULA PermAdmissibility-COL-01-ReachabilityCardinality-4 TRUE TECHNIQUES SEQUENTIAL_PROCESSING DECISION_DIAGRAMS UNFOLDING_TO_PT

MC time: 0m3sec

checking: EF [2<=c5]
normalized: E [true U 2<=c5]

abstracting: (2<=c5) states: 0
-> the formula is FALSE

FORMULA PermAdmissibility-COL-01-ReachabilityCardinality-5 FALSE TECHNIQUES SEQUENTIAL_PROCESSING DECISION_DIAGRAMS UNFOLDING_TO_PT

MC time: 0m0sec

checking: EF [3<=c14]
normalized: E [true U 3<=c14]

abstracting: (3<=c14) states: 0
-> the formula is FALSE

FORMULA PermAdmissibility-COL-01-ReachabilityCardinality-6 FALSE TECHNIQUES SEQUENTIAL_PROCESSING DECISION_DIAGRAMS UNFOLDING_TO_PT

MC time: 0m0sec

checking: AG [[[[1<=c12 | 1<=c20] & [c8<=sum(aux11_6, aux11_7, aux11_0, aux11_1, aux11_2, aux11_3, aux11_4, aux11_5) & c14<=sum(aux8_2, aux8_6, aux8_3, aux8_7)]] | sum(out8_5, out8_4, out8_7, out8_6, out8_2, out8_3, out8_0, out8_1)<=sum(out2_2, out2_1, out2_4, out2_3, out2_6, out2_5, out2_7, out2_0)]]
normalized: ~ [E [true U ~ [[sum(out8_5, out8_4, out8_7, out8_6, out8_2, out8_3, out8_0, out8_1)<=sum(out2_2, out2_1, out2_4, out2_3, out2_6, out2_5, out2_7, out2_0) | [[c8<=sum(aux11_6, aux11_7, aux11_0, aux11_1, aux11_2, aux11_3, aux11_4, aux11_5) & c14<=sum(aux8_2, aux8_6, aux8_3, aux8_7)] & [1<=c12 | 1<=c20]]]]]]

abstracting: (1<=c20) states: 18,688 (4)
abstracting: (1<=c12) states: 256
abstracting: (c14<=sum(aux8_2, aux8_6, aux8_3, aux8_7)) states: 51,641 (4)
abstracting: (c8<=sum(aux11_6, aux11_7, aux11_0, aux11_1, aux11_2, aux11_3, aux11_4, aux11_5)) states: 52,521 (4)
abstracting: (sum(out8_5, out8_4, out8_7, out8_6, out8_2, out8_3, out8_0, out8_1)<=sum(out2_2, out2_1, out2_4, out2_3, out2_6, out2_5, out2_7, out2_0)) states: 52,537 (4)
-> the formula is TRUE

FORMULA PermAdmissibility-COL-01-ReachabilityCardinality-7 TRUE TECHNIQUES SEQUENTIAL_PROCESSING DECISION_DIAGRAMS UNFOLDING_TO_PT

MC time: 0m4sec

checking: EF [2<=c9]
normalized: E [true U 2<=c9]

abstracting: (2<=c9) states: 0
-> the formula is FALSE

FORMULA PermAdmissibility-COL-01-ReachabilityCardinality-8 FALSE TECHNIQUES SEQUENTIAL_PROCESSING DECISION_DIAGRAMS UNFOLDING_TO_PT

MC time: 0m0sec

checking: EF [2<=sum(out7_6, out7_7, out7_4, out7_5, out7_2, out7_3, out7_0, out7_1)]
normalized: E [true U 2<=sum(out7_6, out7_7, out7_4, out7_5, out7_2, out7_3, out7_0, out7_1)]

abstracting: (2<=sum(out7_6, out7_7, out7_4, out7_5, out7_2, out7_3, out7_0, out7_1)) states: 0
-> the formula is FALSE

FORMULA PermAdmissibility-COL-01-ReachabilityCardinality-9 FALSE TECHNIQUES SEQUENTIAL_PROCESSING DECISION_DIAGRAMS UNFOLDING_TO_PT

MC time: 0m0sec

checking: EF [[3<=sum(aux9_3, aux9_2, aux9_1, aux9_0, aux9_7, aux9_6, aux9_5, aux9_4) | [2<=sum(out4_4, out4_5, out4_2, out4_3, out4_6, out4_7, out4_1, out4_0) | [sum(in4_7, in4_6)<=sum(aux7_2, aux7_3, aux7_6, aux7_7) & 1<=c15]]]]
normalized: E [true U [3<=sum(aux9_3, aux9_2, aux9_1, aux9_0, aux9_7, aux9_6, aux9_5, aux9_4) | [2<=sum(out4_4, out4_5, out4_2, out4_3, out4_6, out4_7, out4_1, out4_0) | [sum(in4_7, in4_6)<=sum(aux7_2, aux7_3, aux7_6, aux7_7) & 1<=c15]]]]

abstracting: (1<=c15) states: 736
abstracting: (sum(in4_7, in4_6)<=sum(aux7_2, aux7_3, aux7_6, aux7_7)) states: 52,528 (4)
abstracting: (2<=sum(out4_4, out4_5, out4_2, out4_3, out4_6, out4_7, out4_1, out4_0)) states: 0
abstracting: (3<=sum(aux9_3, aux9_2, aux9_1, aux9_0, aux9_7, aux9_6, aux9_5, aux9_4)) states: 0
-> the formula is TRUE

FORMULA PermAdmissibility-COL-01-ReachabilityCardinality-10 TRUE TECHNIQUES SEQUENTIAL_PROCESSING DECISION_DIAGRAMS UNFOLDING_TO_PT

MC time: 0m8sec

checking: EF [[[[sum(aux12_7, aux12_0, aux12_1, aux12_2, aux12_3, aux12_4, aux12_5, aux12_6)<=sum(aux16_7, aux16_6, aux16_5, aux16_4, aux16_3, aux16_2, aux16_1, aux16_0) & sum(in3_4, in3_5)<=sum(out6_7, out6_3, out6_4, out6_5, out6_6, out6_0, out6_2, out6_1)] | ~ [sum(aux7_2, aux7_3, aux7_6, aux7_7)<=sum(aux7_2, aux7_3, aux7_6, aux7_7)]] & 2<=c9]]
normalized: E [true U [2<=c9 & [~ [sum(aux7_2, aux7_3, aux7_6, aux7_7)<=sum(aux7_2, aux7_3, aux7_6, aux7_7)] | [sum(aux12_7, aux12_0, aux12_1, aux12_2, aux12_3, aux12_4, aux12_5, aux12_6)<=sum(aux16_7, aux16_6, aux16_5, aux16_4, aux16_3, aux16_2, aux16_1, aux16_0) & sum(in3_4, in3_5)<=sum(out6_7, out6_3, out6_4, out6_5, out6_6, out6_0, out6_2, out6_1)]]]]

abstracting: (sum(in3_4, in3_5)<=sum(out6_7, out6_3, out6_4, out6_5, out6_6, out6_0, out6_2, out6_1)) states: 52,532 (4)
abstracting: (sum(aux12_7, aux12_0, aux12_1, aux12_2, aux12_3, aux12_4, aux12_5, aux12_6)<=sum(aux16_7, aux16_6, aux16_5, aux16_4, aux16_3, aux16_2, aux16_1, aux16_0)) states: 48,313 (4)
abstracting: (sum(aux7_2, aux7_3, aux7_6, aux7_7)<=sum(aux7_2, aux7_3, aux7_6, aux7_7)) states: 52,537 (4)
abstracting: (2<=c9) states: 0
-> the formula is FALSE

FORMULA PermAdmissibility-COL-01-ReachabilityCardinality-11 FALSE TECHNIQUES SEQUENTIAL_PROCESSING DECISION_DIAGRAMS UNFOLDING_TO_PT

MC time: 0m5sec

checking: EF [[2<=sum(out7_6, out7_7, out7_4, out7_5, out7_2, out7_3, out7_0, out7_1) & 3<=c20]]
normalized: E [true U [2<=sum(out7_6, out7_7, out7_4, out7_5, out7_2, out7_3, out7_0, out7_1) & 3<=c20]]

abstracting: (3<=c20) states: 0
abstracting: (2<=sum(out7_6, out7_7, out7_4, out7_5, out7_2, out7_3, out7_0, out7_1)) states: 0
-> the formula is FALSE

FORMULA PermAdmissibility-COL-01-ReachabilityCardinality-12 FALSE TECHNIQUES SEQUENTIAL_PROCESSING DECISION_DIAGRAMS UNFOLDING_TO_PT

MC time: 0m0sec

checking: EF [3<=c17]
normalized: E [true U 3<=c17]

abstracting: (3<=c17) states: 0
-> the formula is FALSE

FORMULA PermAdmissibility-COL-01-ReachabilityCardinality-13 FALSE TECHNIQUES SEQUENTIAL_PROCESSING DECISION_DIAGRAMS UNFOLDING_TO_PT

MC time: 0m0sec

checking: AG [[sum(aux10_7, aux10_6, aux10_5, aux10_3, aux10_4, aux10_1, aux10_2, aux10_0)<=c6 | ~ [[2<=c18 & sum(in4_7, in4_6)<=sum(out2_2, out2_1, out2_4, out2_3, out2_6, out2_5, out2_7, out2_0)]]]]
normalized: ~ [E [true U ~ [[sum(aux10_7, aux10_6, aux10_5, aux10_3, aux10_4, aux10_1, aux10_2, aux10_0)<=c6 | ~ [[2<=c18 & sum(in4_7, in4_6)<=sum(out2_2, out2_1, out2_4, out2_3, out2_6, out2_5, out2_7, out2_0)]]]]]]

abstracting: (sum(in4_7, in4_6)<=sum(out2_2, out2_1, out2_4, out2_3, out2_6, out2_5, out2_7, out2_0)) states: 52,512 (4)
abstracting: (2<=c18) states: 0
abstracting: (sum(aux10_7, aux10_6, aux10_5, aux10_3, aux10_4, aux10_1, aux10_2, aux10_0)<=c6) states: 47,993 (4)
-> the formula is TRUE

FORMULA PermAdmissibility-COL-01-ReachabilityCardinality-14 TRUE TECHNIQUES SEQUENTIAL_PROCESSING DECISION_DIAGRAMS UNFOLDING_TO_PT

MC time: 0m4sec

checking: EF [~ [[~ [sum(out5_7, out5_4, out5_3, out5_6, out5_5, out5_0, out5_2, out5_1)<=sum(out6_7, out6_3, out6_4, out6_5, out6_6, out6_0, out6_2, out6_1)] | ~ [2<=c19]]]]
normalized: E [true U ~ [[~ [2<=c19] | ~ [sum(out5_7, out5_4, out5_3, out5_6, out5_5, out5_0, out5_2, out5_1)<=sum(out6_7, out6_3, out6_4, out6_5, out6_6, out6_0, out6_2, out6_1)]]]]

abstracting: (sum(out5_7, out5_4, out5_3, out5_6, out5_5, out5_0, out5_2, out5_1)<=sum(out6_7, out6_3, out6_4, out6_5, out6_6, out6_0, out6_2, out6_1)) states: 52,537 (4)
abstracting: (2<=c19) states: 0
-> the formula is FALSE

FORMULA PermAdmissibility-COL-01-ReachabilityCardinality-15 FALSE TECHNIQUES SEQUENTIAL_PROCESSING DECISION_DIAGRAMS UNFOLDING_TO_PT

MC time: 0m0sec


Total processing time: 3m33sec


BK_STOP 1433635251081

--------------------
content from stderr:

check if there are places and transitions
ok
check if there are transitions without pre-places
ok
check if at least one transition is enabled in m0
ok
check if there are transitions that can never fire
ok


initing FirstDep: 0m0sec

1176 1597 1707 1957 2050 2297 2387 2489 2559 2643 2803 2882 2955 2993 3050 3166 3262 3285 3509 3562 3644 3710 3718 3924 3986 3998 4068 4115 4287 4356 4390 4479 4519 4639 4702 4752 4765 4766 4831 4907 4930 4925 4957 4970 5043 5116 5148 5138 5135 5174 5198 5186 5330 5321 5320 5435 5418 5519 5490 5490 5722 5834 5873 5899 6174 6174 6553 6609 6613 6805 6790 6789 6835 6891 6911 6906 6943 6993 7044 7093 7135 7159 7190 7313 7328 7338 7369 7408 7453 7485 7530 7548 7580 7670 7654 7665 7677 7668 7690 7703 7729 7764 7776 7809 7947 7931 7998 8051 8095 8108 8147 8189 8203 8234 8317 8328 8318 8364 8407 8480 8489 8540 8549 8580 8584 8671 8682 8665 8679 8722 8735 8768 8810 8836 8820 8857 8928 8937 8973 9010 9046 9083 9097 9113 9095 9110 10001 10986 11533 11863 12238 12550 12841 13175 13387 13604 13796 13957 14544 14732 15175 15238 15539 15685 15997 16109 16219 16424 16468 16549 16727 16902 17055 17272 17440 17566 17670 17764 17837 17964 18046 18190 18377 18532 18669 18806 18844 18936 19006 19033 19243 19430 19583 19643 19749 19837 19905 20128 20308 20339 20579 20656 20717 20871 20930 21045 21159 21220 21356 21451 21537 21566 21806 21934 22026 22037 22138 22225 22316 22495 22608 22861 23043 23218 23313 23416 23442 23484 23538 23676 23770 23876 23935 24002 24095 24108 24222 24264 24404 24471 24499 24532 24684 24757 24762 24826 24830 24878 24924 25007 25035 25108 25149 25283 25368 25529 25692 25775 25848 25876 25885 25897 25931 25959 26009 26059 26094 26167 26188 26270 26282 26349 26416 26526 26584 26604 26660 26658 26683 26714 26741 26753 26799 26825 26854 26951 26979 26999 27016 27021 27031 27052 27060 27083 27099 27134 27129 27233 27252 27285 27310 27315 27372 27387 27411 27449 27488 27478 27746 27785 27813 27892 27903 27995 28050 28048 28102 28190 28207 28417 28431 28518 28553 28631 28708 28729 28766 28767 28766 28847 29135 29203 29321 29331 29463 29525 29569 29599 29643 29675 29702 29695 29708 29740 29785 29806 29883 30001 30006 30018 30124 30198 30252 30257 30293 30309 30309 30316 30316 30322 30358 30400 30403 30704 30835 30937 30965 31120 31190 31253 31310 31355 31563 31651 31683 31734 31795 31826 31879 32122 32190 32285 32329 32363 32416 32415 32450 32513 32590 32639 32670 32702 32749 32761 32746 32812 33086 33135 33160 33283 33337 33415 33505 33580 33648 33674 33755 33829 33900 33922 34007 34088 34262 34360 34394 34443 34508 34568 34623 34651 34698 34746 34784 34807 34846 34902 34936 34962 35007 35162 35193 35231 35257 35263 35280 35330 35367 35377 35395 35408 35567 35578 35610 35632 35647 35698 35723 35734 35744 35752 35772 35855 35881 35897 35917 35934 35943 35968 35991 36005 36018 36026 36119 36171 36225 36257 36326 36370 36399 36434 36476 36529 36586 36622 36672 36705 36710 36744 36757 36900 36935 36987 37024 37060 37076 37108 37161 37239 37269 37328 37364 37408 37418 37429 37509 37633 37696 37724 37750 37773 37789 37809 37857 37888 37940 37987 37999 38020 38019 38025 38025 38044 38137 38194 38223 38232 38241 38269 38321 38351 38375 38375 38382 38498 38533 38568 38607 38643 38675 38698 38738 38801 38828 38864 38893 38938 38976 39000 39006 39082 39109 39143 39173 39174 39217 39241 39246 39265 39285 39284 41503 43332 43630 45271 45804 46933 48072 48754 49427 49682 49905 51049 51609 52082 52709 52920 53573 53866 54121 54245 54463 57593 59060 60844 61832 62793 63289 63800 64165 64213 64627 64834 65030 65346 65751 65804 66016 66249 66377 66513 66630 66651 66827 66918 66963
iterations count:595704 (1006), effective:3264 (5)

initing FirstDep: 0m0sec

30428 30585 30852 31008 31038 31182 31162 31218 31543 31611 31748 31825 31869 31852 32076 32178 32347 32397 32273 32518 32667 32746 32673 32948 33034 33171 33433 33613 33982 34152 34252 34384 34520 34590 34703 34735 34816 34990 35219 35281 35371 35510 35708 35792 35916 36057 36131 36123 36215 36280 36374 36455 36510 36575 36653 36760 36904 36963 36935 37003 37107 37172 37157 37271 37322 37324 37348 37378 37351 37478 37524 37652 37644 37655 37664 37811 38976 39063 39112 39310 39384 39519 39693 39780 39762 39826 39991 40058 40059 40185 40205 40213 40270 40223 40227 40186 40236 40308 40367 40477 40530 40527 40606 40663 40767 40870 40934 41421 41835 41864 41951 42127 42173 42234 42318 42364 42425 42567 42677 42725 42758 42794 42750 42708 42654 42655 42480 42440 42488 42544 42621 42653 42751 42797 43527 43643 43787 43863 43905 43952 44050 44140 44144 44203 44228 44197 44240 44296 44409 44364 44328 44283 44280 44107 44169 44209 44243 44343 44807 44927 45055 45123 45177 45349 45310 45292 45157 45126 45007 45009 44977 44966 44942 45042 45211 45312 45464 45520 45445 45359 45317 45316 45333 45284 47008 47153 47239 47413 47422 47556 47602 47830 47924 47956 48084 48186 48083 48130 48334 48311 48511 48502 48658 48790 48807 48929 49052 49123 49272 49351 49420 49603 49669 49715 49713 49799 49839 49865 49920 49959 49986 50048 50158 50220 50344 50352 50395 50452 50540 50583 50622 50657 51521 51709 51767 51952 51972 52093 52210 52282 52369 52357 52339 52313 52413 52519 52550 52572 52817 52891 52851 52891 52917 52833 52823 52843 52916 52988 52999 53091 53164 53219 53226 53251 53269 53261 53224 53289 53340 53399 53414 53488 53541 53848 53876 54029 54072 54094 54154 54226 54248 54278 54243 54217 54286 54294 54305 54362 54295 54320 54314 54265 54385 54457 54498 54519 54644 54710 54757 54992 55046 55116 55212 55278 55247 55390 55367 55463 55542 55537 55543 55652 55608 55654 55620 55496 55406 55405 55421 55407 55444 55407 55357 55464 55541 55629 55617 55616 55626 55671 55706 55719 55727 55734 55718 55687 55596 55432 55303 55394 55487 55548 55517 55632 55692 55712 55725 55694 55585 55563 57060 57128 57163 57305 57412 57463 57559 57603 57741 57759 57913 57969 58100 58111 58164 58317 58401 58373 58427 58458 58531 58771 58821 58916 59000 59067 59125 59170 59165 59192 59196 59232 59220 59268 59353 59385 59380 59396 59424 59396 59389 59358 59353 59405 60190 60235 60236 60279 60304 60330 60447 60532 60578 60624 60623 60584 60676 60756 60781 60807 60786 60756 60753 60760 60769 61077 61216 61325 61388 61588 61641 61702 61674 61768 61788 61757 61751 61783 61736 61648 61468 61394 61351 61337 61349 61416 61398 61429 61446 61436 61443 61422 61434 61525 61500 61496 61523 61496 61424 61501 61596 61648 61758 61782 61809 61798 61760 61643 61533 61503 61509 61487 61495 61304 61326 61265 61202 61206 61275 61332 61328 61299 61225 61119 61001 60895 60631 60609 60519 60509 60495 60472 60396 60243 61443 61495 61590 61597 61977 62022 62081 62181 62258 62429 62467 62578 62661 62673 62805 62768 62995 62925 63001 63001 63099 63160 63235 63308 63357 63355 63345 63372 63397 63384 63399 63404 63414 63436 63429 63454 63443 63437 63506 64037 64043 64084 64182 64185 64295 64275 64323 64386 64450 64473 64453 64469 64734 64888 64900 64925 64931 64952 64954 64961 64909 64931 65111 65101 65071 65103 65147 65239 65306 65392 65416 65407 65385 65411 65401 65235 65211 65208 65355 65286 65268 65274 65281 65280 65288 65195 65234 65216 65172 65130 65082 65142 65214 65240 65241 65215 65177 65104 65048 65002 64863 64767 64525 64501 64441 64384 64325 64295 64315 64275 64254 64130 63886 63822 63755 63712 63730 63668 63585 64252 64327 64364 64413 64537 64590 64740 64772 64815 64877 64918 64953 64998 65043 65041 65074 65095 65141 65191 65177 65165 65150 65169 65149 65150 65381 65416 65382 65379 65395 65472 65488 65517 65542 65510 65555 65592 65606 65620 65639 65669 65697 65663 65657 65656 65721 65690 65668 65948 65953 66012 66046 66050 66105 66117 66197 66215 66275 66225 66247 66321 66343 66330 66362 66342 66191 66302 66298 66293 66308 66326 66326 66320 66336 66313 66311 66431 66466 66487 66563 66552 66512 66457 66458 66488 66511 66513 66482 66503 66480 66396 66379 66274 66240 66259 66316 66377 66434 66358 66325 66259 66225 66225 66202 65986 65932 65822 65896 65962 65904 65839 65761 65651 65846 65931 65999 66135 66191 66255 66246 66318 66351 66435 66509 66515 66538 66566 66544 66652 66721 66729 66712 66679 66639 66696 66727 66769 66731 66722 66663 66663 66914 66970 67010 66999 67017 67048 67075 67134 67152 67172 67114 67245 67292 67325 67338 67370 67351 67343 67337 67298 67338 67335 67322 67294 67326 67377 67359 67353 67429 67454 67423 67369 67354 67396 67416 67345 67316 67109 67053 67038 67020 67009 66985 66977 66984 66923 66857 66721 66635 66566 66553 66469 66416 66349 66691 66777 66901 66959 66988 67103 67201 67274 67317 67331 67427 67462 67451 67440 67398 67445 67428 67388 67444 67415 67418 67403 67404 67353 67338 67358 67365 67450 67480 67494 67461 67409 67437 67451 67448 67421 67406 67413 67402 67406 67289 67262 67248 67231 67174 67119 67080 67061 67033 67048 67041 67032 66992
iterations count:851163 (1437), effective:4195 (7)
2509 2771 3197 3546 3803 4022 4327 4640 4886 5159 5441 5530 5763 5951 6119 6266 7326 7697 7952 8173 8518 8802 8993 9103
iterations count:24545 (41), effective:294 (0)

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="S_PermAdmissibility-PT-01"
export BK_EXAMINATION="ReachabilityCardinality"
export BK_TOOL="marcie"
export BK_RESULT_DIR="/user/u8/hulinhub/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

tar xzf /home/mcc/BenchKit/INPUTS/S_PermAdmissibility-PT-01.tgz
mv S_PermAdmissibility-PT-01 execution

# this is for BenchKit: explicit launching of the test

cd execution
echo "====================================================================="
echo " Generated by BenchKit 2-2270"
echo " Executing tool marcie"
echo " Input is S_PermAdmissibility-PT-01, examination is ReachabilityCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 1"
echo " Run identifier is r204st-blw3-143341204600165"
echo "====================================================================="
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "ReachabilityCardinality" = "ReachabilityComputeBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "ReachabilityCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "ReachabilityCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property ReachabilityCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "ReachabilityCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' ReachabilityCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;