Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fko/mcc2020-input.r096-oct2-158940144600105.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fko/mcc2020-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..............................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-4028
Executing tool itstools
Input is HexagonalGrid-PT-410, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r096-oct2-158940144600105
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.1M
-rw-r--r-- 1 mcc users 3.3K Apr 27 14:36 CTLCardinality.txt
-rw-r--r-- 1 mcc users 17K Apr 27 14:36 CTLCardinality.xml
-rw-r--r-- 1 mcc users 3.2K Apr 27 14:36 CTLFireability.txt
-rw-r--r-- 1 mcc users 21K Apr 27 14:36 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.0K Apr 27 14:36 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 5.9K Apr 27 14:36 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.3K Apr 27 14:36 LTLCardinality.txt
-rw-r--r-- 1 mcc users 21K Apr 28 14:01 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.0K Apr 27 14:36 LTLFireability.txt
-rw-r--r-- 1 mcc users 14K Apr 28 14:01 LTLFireability.xml
-rw-r--r-- 1 mcc users 3.1K Apr 27 14:36 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 13K Apr 27 14:36 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 2.8K Apr 27 14:36 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 15K Apr 27 14:36 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Apr 27 14:36 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Apr 27 14:36 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Apr 27 14:36 equiv_col
-rw-r--r-- 1 mcc users 4 Apr 27 14:36 instance
-rw-r--r-- 1 mcc users 6 Apr 27 14:36 iscolored
-rwxr-xr-x 1 mcc users 873K Apr 27 14:36 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME HexagonalGrid-PT-410-00
FORMULA_NAME HexagonalGrid-PT-410-01
FORMULA_NAME HexagonalGrid-PT-410-02
FORMULA_NAME HexagonalGrid-PT-410-03
FORMULA_NAME HexagonalGrid-PT-410-04
FORMULA_NAME HexagonalGrid-PT-410-05
FORMULA_NAME HexagonalGrid-PT-410-06
FORMULA_NAME HexagonalGrid-PT-410-07
FORMULA_NAME HexagonalGrid-PT-410-08
FORMULA_NAME HexagonalGrid-PT-410-09
FORMULA_NAME HexagonalGrid-PT-410-10
FORMULA_NAME HexagonalGrid-PT-410-11
FORMULA_NAME HexagonalGrid-PT-410-12
FORMULA_NAME HexagonalGrid-PT-410-13
FORMULA_NAME HexagonalGrid-PT-410-14
FORMULA_NAME HexagonalGrid-PT-410-15

=== Now, execution of the tool begins

BK_START 1589547125522

[2020-05-15 12:52:07] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, LTLCardinality, -z3path, /home/mcc/BenchKit//z3/bin/z3, -yices2path, /home/mcc/BenchKit//yices/bin/yices, -its, -ltsminpath, /home/mcc/BenchKit//lts_install_dir/, -greatspnpath, /home/mcc/BenchKit//greatspn/, -order, META, -manyOrder, -smt, -timeout, 3600]
[2020-05-15 12:52:07] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2020-05-15 12:52:07] [INFO ] Load time of PNML (sax parser for PT used): 166 ms
[2020-05-15 12:52:07] [INFO ] Transformed 787 places.
[2020-05-15 12:52:07] [INFO ] Transformed 1374 transitions.
[2020-05-15 12:52:07] [INFO ] Parsed PT model containing 787 places and 1374 transitions in 230 ms.
Parsed 16 properties from file /home/mcc/execution/LTLCardinality.xml in 46 ms.
Working with output stream class java.io.PrintStream
Incomplete random walk after 100000 steps, including 16 resets, run finished after 1796 ms. (steps per millisecond=55 ) properties seen :[1, 0, 1, 0, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 1, 1, 1, 0, 1, 1, 1, 1, 0, 0, 1, 1, 1, 0, 0, 1, 1, 1, 0, 1, 0, 1, 1, 1, 1, 1]
// Phase 1: matrix 1374 rows 787 cols
[2020-05-15 12:52:09] [INFO ] Computed 302 place invariants in 44 ms
[2020-05-15 12:52:09] [INFO ] [Real]Absence check using 301 positive place invariants in 49 ms returned unsat
[2020-05-15 12:52:10] [INFO ] [Real]Absence check using 301 positive place invariants in 50 ms returned unsat
[2020-05-15 12:52:10] [INFO ] [Real]Absence check using 301 positive place invariants in 127 ms returned unsat
[2020-05-15 12:52:10] [INFO ] [Real]Absence check using 301 positive place invariants in 13 ms returned unsat
[2020-05-15 12:52:10] [INFO ] [Real]Absence check using 301 positive place invariants in 70 ms returned unsat
[2020-05-15 12:52:10] [INFO ] [Real]Absence check using 301 positive place invariants in 25 ms returned unsat
[2020-05-15 12:52:10] [INFO ] [Real]Absence check using 301 positive place invariants in 54 ms returned unsat
[2020-05-15 12:52:10] [INFO ] [Real]Absence check using 301 positive place invariants in 106 ms returned unsat
[2020-05-15 12:52:11] [INFO ] [Real]Absence check using 301 positive place invariants in 67 ms returned unsat
[2020-05-15 12:52:11] [INFO ] [Real]Absence check using 301 positive place invariants in 59 ms returned unsat
Successfully simplified 10 atomic propositions for a total of 10 simplifications.
[2020-05-15 12:52:11] [INFO ] Initial state reduction rules for CTL removed 7 formulas.
[2020-05-15 12:52:11] [INFO ] Flatten gal took : 143 ms
FORMULA HexagonalGrid-PT-410-15 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA HexagonalGrid-PT-410-14 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA HexagonalGrid-PT-410-12 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA HexagonalGrid-PT-410-10 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA HexagonalGrid-PT-410-09 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA HexagonalGrid-PT-410-08 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA HexagonalGrid-PT-410-05 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2020-05-15 12:52:11] [INFO ] Flatten gal took : 67 ms
Using solver Z3 to compute partial order matrices.
Built C files in :
/home/mcc/execution
[2020-05-15 12:52:11] [INFO ] Applying decomposition
[2020-05-15 12:52:11] [INFO ] Flatten gal took : 70 ms
[2020-05-15 12:52:12] [INFO ] Input system was already deterministic with 1374 transitions.
Converted graph to binary with : CommandLine [args=[/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.louvain.binaries_1.0.0.202005100927/bin/convert-linux64, -i, /tmp/graph14981761650370825328.txt, -o, /tmp/graph14981761650370825328.bin, -w, /tmp/graph14981761650370825328.weights], workingDir=null]
Built communities with : CommandLine [args=[/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.louvain.binaries_1.0.0.202005100927/bin/louvain-linux64, /tmp/graph14981761650370825328.bin, -l, -1, -v, -w, /tmp/graph14981761650370825328.weights, -q, 0, -e, 0.001], workingDir=null]
[2020-05-15 12:52:12] [INFO ] Decomposing Gal with order
Presburger conditions satisfied. Using coverability to approximate state space in K-Induction.
// Phase 1: matrix 1374 rows 787 cols
[2020-05-15 12:52:12] [INFO ] Computed 302 place invariants in 16 ms
inv : pb1_6_3 + pb2_6_3 + pb3_6_3 + pb4_6_3 + pb5_6_3 + pb6_6_3 + pbl_6_3 = 6
inv : po1_1_3 + pol1_1_3 = 1
inv : po1_5_6 + pol1_5_6 = 1
inv : po1_6_5 + pol1_6_5 = 1
inv : po2_4_6 + pol2_4_6 = 1
inv : po2_3_2 + pol2_3_2 = 1
inv : pi6_1_2 + pil6_1_2 = 1
inv : po2_7_3 + pol2_7_3 = 1
inv : pb1_7_1 + pb2_7_1 + pb3_7_1 + pb4_7_1 + pb5_7_1 + pb6_7_1 + pbl_7_1 = 6
inv : pb1_3_3 + pb2_3_3 + pb3_3_3 + pb4_3_3 + pb5_3_3 + pb6_3_3 + pbl_3_3 = 6
inv : po3_2_5 + pol3_2_5 = 1
inv : po2_1_1 + pol2_1_1 = 1
inv : po1_5_1 + pol1_5_1 = 1
inv : po1_3_4 + pol1_3_4 = 1
inv : po3_4_4 + pol3_4_4 = 1
inv : po6_1_3 + pol6_1_3 = 1
inv : pi4_7_3 + pil4_7_3 = 1
inv : pi3_2_4 + pil3_2_4 = 1
inv : pi2_3_1 + pil2_3_1 = 1
inv : pi1_7_4 + pil1_7_4 = 1
inv : pb1_5_6 + pb2_5_6 + pb3_5_6 + pb4_5_6 + pb5_5_6 + pb6_5_6 + pbl_5_6 = 6
inv : pi1_4_2 + pil1_4_2 = 1
inv : pi1_3_3 + pil1_3_3 = 1
inv : pi1_6_4 + pil1_6_4 = 1
inv : pi2_3_6 + pil2_3_6 = 1
inv : pb1_2_2 + pb2_2_2 + pb3_2_2 + pb4_2_2 + pb5_2_2 + pb6_2_2 + pbl_2_2 = 6
inv : pi2_7_2 + pil2_7_2 = 1
inv : po3_6_1 + pol3_6_1 = 1
inv : pi3_6_5 + pil3_6_5 = 1
inv : pi2_6_2 + pil2_6_2 = 1
inv : pi3_5_6 + pil3_5_6 = 1
inv : po2_6_3 + pol2_6_3 = 1
inv : po3_7_1 + pol3_7_1 = 1
inv : po2_4_1 + pol2_4_1 = 1
inv : po1_4_3 + pol1_4_3 = 1
inv : pb1_3_6 + pb2_3_6 + pb3_3_6 + pb4_3_6 + pb5_3_6 + pb6_3_6 + pbl_3_6 = 6
inv : pi3_3_4 + pil3_3_4 = 1
inv : po5_5_1 + pol5_5_1 = 1
inv : pi5_4_1 + pil5_4_1 = 1
inv : po3_3_5 + pol3_3_5 = 1
inv : pi1_3_6 + pil1_3_6 = 1
inv : pi1_2_1 + pil1_2_1 = 1
inv : pi1_3_1 + pil1_3_1 = 1
inv : pi2_1_3 + pil2_1_3 = 1
inv : pi3_1_1 + pil3_1_1 = 1
inv : po3_5_4 + pol3_5_4 = 1
inv : pi3_3_2 + pil3_3_2 = 1
inv : pi5_2_1 + pil5_2_1 = 1
inv : po3_4_1 + pol3_4_1 = 1
inv : po5_7_1 + pol5_7_1 = 1
inv : pi2_3_4 + pil2_3_4 = 1
inv : pb1_4_3 + pb2_4_3 + pb3_4_3 + pb4_4_3 + pb5_4_3 + pb6_4_3 + pbl_4_3 = 6
inv : pi2_4_5 + pil2_4_5 = 1
inv : po4_7_4 + pol4_7_4 = 1
inv : pi3_4_3 + pil3_4_3 = 1
inv : po2_4_3 + pol2_4_3 = 1
inv : pi3_5_1 + pil3_5_1 = 1
inv : po4_5_1 + pol4_5_1 = 1
inv : pi1_4_7 + pil1_4_7 = 1
inv : po1_5_3 + pol1_5_3 = 1
inv : po1_4_5 + pol1_4_5 = 1
inv : pi1_5_5 + pil1_5_5 = 1
inv : po2_5_1 + pol2_5_1 = 1
inv : pi2_5_3 + pil2_5_3 = 1
inv : po3_4_6 + pol3_4_6 = 1
inv : pi6_4_1 + pil6_4_1 = 1
inv : po1_6_3 + pol1_6_3 = 1
inv : pi4_7_1 + pil4_7_1 = 1
inv : pb1_5_3 + pb2_5_3 + pb3_5_3 + pb4_5_3 + pb5_5_3 + pb6_5_3 + pbl_5_3 = 6
inv : po3_1_4 + pol3_1_4 = 1
inv : po2_2_2 + pol2_2_2 = 1
inv : po6_2_1 + pol6_2_1 = 1
inv : pi3_2_2 + pil3_2_2 = 1
inv : po2_6_1 + pol2_6_1 = 1
inv : po1_2_4 + pol1_2_4 = 1
inv : pb1_2_5 + pb2_2_5 + pb3_2_5 + pb4_2_5 + pb5_2_5 + pb6_2_5 + pbl_2_5 = 6
inv : pi2_2_4 + pil2_2_4 = 1
inv : pi3_7_2 + pil3_7_2 = 1
inv : po3_5_5 + pol3_5_5 = 1
inv : po6_3_1 + pol6_3_1 = 1
inv : pi2_6_4 + pil2_6_4 = 1
inv : po3_7_4 + pol3_7_4 = 1
inv : po5_3_1 + pol5_3_1 = 1
inv : pb1_2_1 + pb2_2_1 + pb3_2_1 + pb4_2_1 + pb5_2_1 + pb6_2_1 + pbl_2_1 = 6
inv : po6_1_1 + pol6_1_1 = 1
inv : pi2_2_3 + pil2_2_3 = 1
inv : pi2_5_5 + pil2_5_5 = 1
inv : po3_6_4 + pol3_6_4 = 1
inv : pi6_1_4 + pil6_1_4 = 1
inv : pi5_6_1 + pil5_6_1 = 1
inv : pi2_3_3 + pil2_3_3 = 1
inv : pi2_4_7 + pil2_4_7 = 1
inv : po1_7_3 + pol1_7_3 = 1
inv : po2_1_4 + pol2_1_4 = 1
inv : pi2_4_2 + pil2_4_2 = 1
inv : po4_7_2 + pol4_7_2 = 1
inv : pb1_5_2 + pb2_5_2 + pb3_5_2 + pb4_5_2 + pb5_5_2 + pb6_5_2 + pbl_5_2 = 6
inv : pb1_1_2 + pb2_1_2 + pb3_1_2 + pb4_1_2 + pb5_1_2 + pb6_1_2 + pbl_1_2 = 6
inv : po2_3_5 + pol2_3_5 = 1
inv : po2_5_2 + pol2_5_2 = 1
inv : pi4_6_1 + pil4_6_1 = 1
inv : po1_3_1 + pol1_3_1 = 1
inv : po1_3_6 + pol1_3_6 = 1
inv : pi1_2_4 + pil1_2_4 = 1
inv : po2_5_6 + pol2_5_6 = 1
inv : pi1_1_3 + pil1_1_3 = 1
inv : pi3_7_3 + pil3_7_3 = 1
inv : po3_3_2 + pol3_3_2 = 1
inv : pb1_7_2 + pb2_7_2 + pb3_7_2 + pb4_7_2 + pb5_7_2 + pb6_7_2 + pbl_7_2 = 6
inv : po3_2_4 + pol3_2_4 = 1
inv : pi1_5_1 + pil1_5_1 = 1
inv : pi5_1_1 + pil5_1_1 = 1
inv : pi3_4_4 + pil3_4_4 = 1
inv : pi3_4_1 + pil3_4_1 = 1
inv : po2_4_4 + pol2_4_4 = 1
inv : pb1_4_4 + pb2_4_4 + pb3_4_4 + pb4_4_4 + pb5_4_4 + pb6_4_4 + pbl_4_4 = 6
inv : pi1_5_3 + pil1_5_3 = 1
inv : po1_4_7 + pol1_4_7 = 1
inv : pi1_4_5 + pil1_4_5 = 1
inv : po1_5_5 + pol1_5_5 = 1
inv : po3_3_4 + pol3_3_4 = 1
inv : po3_5_1 + pol3_5_1 = 1
inv : pb1_1_3 + pb2_1_3 + pb3_1_3 + pb4_1_3 + pb5_1_3 + pb6_1_3 + pbl_1_3 = 6
inv : po1_4_2 + pol1_4_2 = 1
inv : pi1_6_2 + pil1_6_2 = 1
inv : pi1_7_2 + pil1_7_2 = 1
inv : po1_3_3 + pol1_3_3 = 1
inv : po3_4_3 + pol3_4_3 = 1
inv : pi3_1_4 + pil3_1_4 = 1
inv : pb1_7_3 + pb2_7_3 + pb3_7_3 + pb4_7_3 + pb5_7_3 + pb6_7_3 + pbl_7_3 = 6
inv : pi3_4_6 + pil3_4_6 = 1
inv : pi3_6_3 + pil3_6_3 = 1
inv : pi3_3_5 + pil3_3_5 = 1
inv : po2_6_5 + pol2_6_5 = 1
inv : pi1_4_3 + pil1_4_3 = 1
inv : po1_6_1 + pol1_6_1 = 1
inv : pb1_4_7 + pb2_4_7 + pb3_4_7 + pb4_4_7 + pb5_4_7 + pb6_4_7 + pbl_4_7 = 6
inv : po3_2_2 + pol3_2_2 = 1
inv : pi2_2_1 + pil2_2_1 = 1
inv : po1_2_1 + pol1_2_1 = 1
inv : pb1_1_4 + pb2_1_4 + pb3_1_4 + pb4_1_4 + pb5_1_4 + pb6_1_4 + pbl_1_4 = 6
inv : pb1_7_4 + pb2_7_4 + pb3_7_4 + pb4_7_4 + pb5_7_4 + pb6_7_4 + pbl_7_4 = 6
inv : pi3_5_4 + pil3_5_4 = 1
inv : po2_5_4 + pol2_5_4 = 1
inv : pi3_2_5 + pil3_2_5 = 1
inv : pi4_4_1 + pil4_4_1 = 1
inv : po3_1_1 + pol3_1_1 = 1
inv : pi1_1_1 + pil1_1_1 = 1
inv : po2_2_5 + pol2_2_5 = 1
inv : pi1_3_4 + pil1_3_4 = 1
inv : pb1_4_6 + pb2_4_6 + pb3_4_6 + pb4_4_6 + pb5_4_6 + pb6_4_6 + pbl_4_6 = 6
inv : po1_7_1 + pol1_7_1 = 1
inv : pi2_7_1 + pil2_7_1 = 1
inv : po3_6_2 + pol3_6_2 = 1
inv : pi1_2_2 + pil1_2_2 = 1
inv : pi1_3_2 + pil1_3_2 = 1
inv : pi1_6_3 + pil1_6_3 = 1
inv : pi1_4_6 + pil1_4_6 = 1
inv : pi2_1_4 + pil2_1_4 = 1
inv : pi2_4_4 + pil2_4_4 = 1
inv : pb1_3_4 + pb2_3_4 + pb3_3_4 + pb4_3_4 + pb5_3_4 + pb6_3_4 - pbl_1_1 - pbl_1_2 - pbl_1_3 - pbl_1_4 - pbl_2_1 - pbl_2_2 - pbl_2_3 - pbl_2_4 - pbl_2_5 - pbl_3_1 - pbl_3_2 - pbl_3_3 - pbl_3_5 - pbl_3_6 - pbl_4_1 - pbl_4_2 - pbl_4_3 - pbl_4_4 - pbl_4_5 - pbl_4_6 - pbl_4_7 - pbl_5_1 - pbl_5_2 - pbl_5_3 - pbl_5_4 - pbl_5_5 - pbl_5_6 - pbl_6_1 - pbl_6_2 - pbl_6_3 - pbl_6_4 - pbl_6_5 - pbl_7_1 - pbl_7_2 - pbl_7_3 - pbl_7_4 - pil1_1_1 - pil1_1_2 - pil1_1_3 - pil1_1_4 - pil1_2_1 - pil1_2_2 - pil1_2_3 - pil1_2_4 - pil1_2_5 - pil1_3_1 - pil1_3_2 - pil1_3_3 - pil1_3_4 - pil1_3_5 - pil1_3_6 - pil1_4_1 - pil1_4_2 - pil1_4_3 - pil1_4_4 - pil1_4_5 - pil1_4_6 - pil1_4_7 - pil1_5_1 - pil1_5_2 - pil1_5_3 - pil1_5_4 - pil1_5_5 - pil1_5_6 - pil1_6_1 - pil1_6_2 - pil1_6_3 - pil1_6_4 - pil1_6_5 - pil1_7_1 - pil1_7_2 - pil1_7_3 - pil1_7_4 - pil2_1_1 - pil2_1_2 - pil2_1_3 - pil2_1_4 - pil2_2_1 - pil2_2_2 - pil2_2_3 - pil2_2_4 - pil2_2_5 - pil2_3_1 - pil2_3_2 - pil2_3_3 - pil2_3_4 - pil2_3_5 - pil2_3_6 - pil2_4_1 - pil2_4_2 - pil2_4_3 - pil2_4_4 - pil2_4_5 - pil2_4_6 - pil2_4_7 - pil2_5_1 - pil2_5_2 - pil2_5_3 - pil2_5_4 - pil2_5_5 - pil2_5_6 - pil2_6_1 - pil2_6_2 - pil2_6_3 - pil2_6_4 - pil2_6_5 - pil2_7_1 - pil2_7_2 - pil2_7_3 - pil2_7_4 - pil3_1_1 - pil3_1_2 - pil3_1_3 - pil3_1_4 - pil3_2_1 - pil3_2_2 - pil3_2_3 - pil3_2_4 - pil3_2_5 - pil3_3_1 - pil3_3_2 - pil3_3_3 - pil3_3_4 - pil3_3_5 - pil3_3_6 - pil3_4_1 - pil3_4_2 - pil3_4_3 - pil3_4_4 - pil3_4_5 - pil3_4_6 - pil3_4_7 - pil3_5_1 - pil3_5_2 - pil3_5_3 - pil3_5_4 - pil3_5_5 - pil3_5_6 - pil3_6_1 - pil3_6_2 - pil3_6_3 - pil3_6_4 - pil3_6_5 - pil3_7_1 - pil3_7_2 - pil3_7_3 - pil3_7_4 - pil4_4_1 - pil4_5_1 - pil4_6_1 - pil4_7_1 - pil4_7_2 - pil4_7_3 - pil4_7_4 - pil5_1_1 - pil5_2_1 - pil5_3_1 - pil5_4_1 - pil5_5_1 - pil5_6_1 - pil5_7_1 - pil6_1_1 - pil6_1_2 - pil6_1_3 - pil6_1_4 - pil6_2_1 - pil6_3_1 - pil6_4_1 - pol1_1_1 - pol1_1_2 - pol1_1_3 - pol1_1_4 - pol1_2_1 - pol1_2_2 - pol1_2_3 - pol1_2_4 - pol1_2_5 - pol1_3_1 - pol1_3_2 - pol1_3_3 - pol1_3_4 - pol1_3_5 - pol1_3_6 - pol1_4_1 - pol1_4_2 - pol1_4_3 - pol1_4_4 - pol1_4_5 - pol1_4_6 - pol1_4_7 - pol1_5_1 - pol1_5_2 - pol1_5_3 - pol1_5_4 - pol1_5_5 - pol1_5_6 - pol1_6_1 - pol1_6_2 - pol1_6_3 - pol1_6_4 - pol1_6_5 - pol1_7_1 - pol1_7_2 - pol1_7_3 - pol1_7_4 - pol2_1_1 - pol2_1_2 - pol2_1_3 - pol2_1_4 - pol2_2_1 - pol2_2_2 - pol2_2_3 - pol2_2_4 - pol2_2_5 - pol2_3_1 - pol2_3_2 - pol2_3_3 - pol2_3_4 - pol2_3_5 - pol2_3_6 - pol2_4_1 - pol2_4_2 - pol2_4_3 - pol2_4_4 - pol2_4_5 - pol2_4_6 - pol2_4_7 - pol2_5_1 - pol2_5_2 - pol2_5_3 - pol2_5_4 - pol2_5_5 - pol2_5_6 - pol2_6_1 - pol2_6_2 - pol2_6_3 - pol2_6_4 - pol2_6_5 - pol2_7_1 - pol2_7_2 - pol2_7_3 - pol2_7_4 - pol3_1_1 - pol3_1_2 - pol3_1_3 - pol3_1_4 - pol3_2_1 - pol3_2_2 - pol3_2_3 - pol3_2_4 - pol3_2_5 - pol3_3_1 - pol3_3_2 - pol3_3_3 - pol3_3_4 - pol3_3_5 - pol3_3_6 - pol3_4_1 - pol3_4_2 - pol3_4_3 - pol3_4_4 - pol3_4_5 - pol3_4_6 - pol3_4_7 - pol3_5_1 - pol3_5_2 - pol3_5_3 - pol3_5_4 - pol3_5_5 - pol3_5_6 - pol3_6_1 - pol3_6_2 - pol3_6_3 - pol3_6_4 - pol3_6_5 - pol3_7_1 - pol3_7_2 - pol3_7_3 - pol3_7_4 - pol4_4_1 - pol4_5_1 - pol4_6_1 - pol4_7_1 - pol4_7_2 - pol4_7_3 - pol4_7_4 - pol5_1_1 - pol5_2_1 - pol5_3_1 - pol5_4_1 - pol5_5_1 - pol5_6_1 - pol5_7_1 - pol6_1_1 - pol6_1_2 - pol6_1_3 - pol6_1_4 - pol6_2_1 - pol6_3_1 - pol6_4_1 = -258
inv : po3_7_2 + pol3_7_2 = 1
inv : pb1_4_5 + pb2_4_5 + pb3_4_5 + pb4_4_5 + pb5_4_5 + pb6_4_5 + pbl_4_5 = 6
inv : pi2_6_1 + pil2_6_1 = 1
inv : po2_7_4 + pol2_7_4 = 1
inv : pi4_7_2 + pil4_7_2 = 1
inv : po3_2_1 + pol3_2_1 = 1
inv : pi6_3_1 + pil6_3_1 = 1
inv : pi3_7_4 + pil3_7_4 = 1
inv : pi3_5_5 + pil3_5_5 = 1
inv : pi3_4_7 + pil3_4_7 = 1
inv : po3_5_3 + pol3_5_3 = 1
inv : po2_4_7 + pol2_4_7 = 1
inv : po3_4_5 + pol3_4_5 = 1
inv : pi3_1_2 + pil3_1_2 = 1
inv : po4_6_1 + pol4_6_1 = 1
inv : po2_1_2 + pol2_1_2 = 1
inv : po6_1_4 + pol6_1_4 = 1
inv : pi3_2_3 + pil3_2_3 = 1
inv : pi2_2_5 + pil2_2_5 = 1
inv : po1_1_4 + pol1_1_4 = 1
inv : po1_2_5 + pol1_2_5 = 1
inv : po2_2_3 + pol2_2_3 = 1
inv : pi1_5_4 + pil1_5_4 = 1
inv : pb1_5_1 + pb2_5_1 + pb3_5_1 + pb4_5_1 + pb5_5_1 + pb6_5_1 + pbl_5_1 = 6
inv : po1_5_2 + pol1_5_2 = 1
inv : pi2_5_2 + pil2_5_2 = 1
inv : po1_6_4 + pol1_6_4 = 1
inv : po1_7_4 + pol1_7_4 = 1
inv : po2_2_1 + pol2_2_1 = 1
inv : po2_6_2 + pol2_6_2 = 1
inv : po1_2_3 + pol1_2_3 = 1
inv : pb1_2_3 + pb2_2_3 + pb3_2_3 + pb4_2_3 + pb5_2_3 + pb6_2_3 + pbl_2_3 = 6
inv : pi3_7_1 + pil3_7_1 = 1
inv : pb1_6_5 + pb2_6_5 + pb3_6_5 + pb4_6_5 + pb5_6_5 + pb6_6_5 + pbl_6_5 = 6
inv : pi2_5_4 + pil2_5_4 = 1
inv : pi2_7_3 + pil2_7_3 = 1
inv : po1_4_4 + pol1_4_4 = 1
inv : pi1_5_6 + pil1_5_6 = 1
inv : po3_5_6 + pol3_5_6 = 1
inv : pb1_5_4 + pb2_5_4 + pb3_5_4 + pb4_5_4 + pb5_5_4 + pb6_5_4 + pbl_5_4 = 6
inv : pb1_3_1 + pb2_3_1 + pb3_3_1 + pb4_3_1 + pb5_3_1 + pb6_3_1 + pbl_3_1 = 6
inv : po3_1_3 + pol3_1_3 = 1
inv : pi3_5_2 + pil3_5_2 = 1
inv : po4_4_1 + pol4_4_1 = 1
inv : pi5_3_1 + pil5_3_1 = 1
inv : pi6_1_1 + pil6_1_1 = 1
inv : po3_3_6 + pol3_3_6 = 1
inv : po2_4_2 + pol2_4_2 = 1
inv : pb1_2_4 + pb2_2_4 + pb3_2_4 + pb4_2_4 + pb5_2_4 + pb6_2_4 + pbl_2_4 = 6
inv : po5_6_1 + pol5_6_1 = 1
inv : pi1_6_5 + pil1_6_5 = 1
inv : pi3_4_2 + pil3_4_2 = 1
inv : po5_1_1 + pol5_1_1 = 1
inv : pi2_3_5 + pil2_3_5 = 1
inv : po2_3_3 + pol2_3_3 = 1
inv : po3_3_1 + pol3_3_1 = 1
inv : pi3_3_3 + pil3_3_3 = 1
inv : pb1_1_1 + pb2_1_1 + pb3_1_1 + pb4_1_1 + pb5_1_1 + pb6_1_1 + pbl_1_1 = 6
inv : po1_3_5 + pol1_3_5 = 1
inv : pi1_1_4 + pil1_1_4 = 1
inv : pi1_4_1 + pil1_4_1 = 1
inv : pi2_6_3 + pil2_6_3 = 1
inv : pi2_1_2 + pil2_1_2 = 1
inv : po1_1_2 + pol1_1_2 = 1
inv : pi3_6_1 + pil3_6_1 = 1
inv : po3_6_5 + pol3_6_5 = 1
inv : po2_7_2 + pol2_7_2 = 1
inv : pb1_4_2 + pb2_4_2 + pb3_4_2 + pb4_4_2 + pb5_4_2 + pb6_4_2 + pbl_4_2 = 6
inv : pi2_7_4 + pil2_7_4 = 1
inv : pi3_3_6 + pil3_3_6 = 1
inv : pi3_5_3 + pil3_5_3 = 1
inv : pi3_2_1 + pil3_2_1 = 1
inv : po3_4_2 + pol3_4_2 = 1
inv : pi3_6_2 + pil3_6_2 = 1
inv : po3_3_3 + pol3_3_3 = 1
inv : pi3_3_1 + pil3_3_1 = 1
inv : po2_7_1 + pol2_7_1 = 1
inv : po3_2_3 + pol3_2_3 = 1
inv : pi1_3_5 + pil1_3_5 = 1
inv : pi1_4_4 + pil1_4_4 = 1
inv : pi3_4_5 + pil3_4_5 = 1
inv : po3_1_2 + pol3_1_2 = 1
inv : po1_4_1 + pol1_4_1 = 1
inv : po1_5_4 + pol1_5_4 = 1
inv : po1_2_2 + pol1_2_2 = 1
inv : pi1_2_5 + pil1_2_5 = 1
inv : pi1_5_2 + pil1_5_2 = 1
inv : pi1_7_1 + pil1_7_1 = 1
inv : pb1_4_1 + pb2_4_1 + pb3_4_1 + pb4_4_1 + pb5_4_1 + pb6_4_1 + pbl_4_1 = 6
inv : po3_4_7 + pol3_4_7 = 1
inv : po1_6_2 + pol1_6_2 = 1
inv : po1_7_2 + pol1_7_2 = 1
inv : pb1_6_4 + pb2_6_4 + pb3_6_4 + pb4_6_4 + pb5_6_4 + pb6_6_4 + pbl_6_4 = 6
inv : pi2_1_1 + pil2_1_1 = 1
inv : po1_1_1 + pol1_1_1 = 1
inv : pi2_2_2 + pil2_2_2 = 1
inv : po6_4_1 + pol6_4_1 = 1
inv : po1_4_6 + pol1_4_6 = 1
inv : po4_7_3 + pol4_7_3 = 1
inv : pb1_3_2 + pb2_3_2 + pb3_3_2 + pb4_3_2 + pb5_3_2 + pb6_3_2 + pbl_3_2 = 6
inv : pi2_4_3 + pil2_4_3 = 1
inv : po2_3_4 + pol2_3_4 = 1
inv : pb1_5_5 + pb2_5_5 + pb3_5_5 + pb4_5_5 + pb5_5_5 + pb6_5_5 + pbl_5_5 = 6
inv : pi1_6_1 + pil1_6_1 = 1
inv : pi5_7_1 + pil5_7_1 = 1
inv : pi2_4_6 + pil2_4_6 = 1
inv : po5_2_1 + pol5_2_1 = 1
inv : pbl_1_1 + pbl_1_2 + pbl_1_3 + pbl_1_4 + pbl_2_1 + pbl_2_2 + pbl_2_3 + pbl_2_4 + pbl_2_5 + pbl_3_1 + pbl_3_2 + pbl_3_3 + pbl_3_4 + pbl_3_5 + pbl_3_6 + pbl_4_1 + pbl_4_2 + pbl_4_3 + pbl_4_4 + pbl_4_5 + pbl_4_6 + pbl_4_7 + pbl_5_1 + pbl_5_2 + pbl_5_3 + pbl_5_4 + pbl_5_5 + pbl_5_6 + pbl_6_1 + pbl_6_2 + pbl_6_3 + pbl_6_4 + pbl_6_5 + pbl_7_1 + pbl_7_2 + pbl_7_3 + pbl_7_4 + pil1_1_1 + pil1_1_2 + pil1_1_3 + pil1_1_4 + pil1_2_1 + pil1_2_2 + pil1_2_3 + pil1_2_4 + pil1_2_5 + pil1_3_1 + pil1_3_2 + pil1_3_3 + pil1_3_4 + pil1_3_5 + pil1_3_6 + pil1_4_1 + pil1_4_2 + pil1_4_3 + pil1_4_4 + pil1_4_5 + pil1_4_6 + pil1_4_7 + pil1_5_1 + pil1_5_2 + pil1_5_3 + pil1_5_4 + pil1_5_5 + pil1_5_6 + pil1_6_1 + pil1_6_2 + pil1_6_3 + pil1_6_4 + pil1_6_5 + pil1_7_1 + pil1_7_2 + pil1_7_3 + pil1_7_4 + pil2_1_1 + pil2_1_2 + pil2_1_3 + pil2_1_4 + pil2_2_1 + pil2_2_2 + pil2_2_3 + pil2_2_4 + pil2_2_5 + pil2_3_1 + pil2_3_2 + pil2_3_3 + pil2_3_4 + pil2_3_5 + pil2_3_6 + pil2_4_1 + pil2_4_2 + pil2_4_3 + pil2_4_4 + pil2_4_5 + pil2_4_6 + pil2_4_7 + pil2_5_1 + pil2_5_2 + pil2_5_3 + pil2_5_4 + pil2_5_5 + pil2_5_6 + pil2_6_1 + pil2_6_2 + pil2_6_3 + pil2_6_4 + pil2_6_5 + pil2_7_1 + pil2_7_2 + pil2_7_3 + pil2_7_4 + pil3_1_1 + pil3_1_2 + pil3_1_3 + pil3_1_4 + pil3_2_1 + pil3_2_2 + pil3_2_3 + pil3_2_4 + pil3_2_5 + pil3_3_1 + pil3_3_2 + pil3_3_3 + pil3_3_4 + pil3_3_5 + pil3_3_6 + pil3_4_1 + pil3_4_2 + pil3_4_3 + pil3_4_4 + pil3_4_5 + pil3_4_6 + pil3_4_7 + pil3_5_1 + pil3_5_2 + pil3_5_3 + pil3_5_4 + pil3_5_5 + pil3_5_6 + pil3_6_1 + pil3_6_2 + pil3_6_3 + pil3_6_4 + pil3_6_5 + pil3_7_1 + pil3_7_2 + pil3_7_3 + pil3_7_4 + pil4_4_1 + pil4_5_1 + pil4_6_1 + pil4_7_1 + pil4_7_2 + pil4_7_3 + pil4_7_4 + pil5_1_1 + pil5_2_1 + pil5_3_1 + pil5_4_1 + pil5_5_1 + pil5_6_1 + pil5_7_1 + pil6_1_1 + pil6_1_2 + pil6_1_3 + pil6_1_4 + pil6_2_1 + pil6_3_1 + pil6_4_1 + pol1_1_1 + pol1_1_2 + pol1_1_3 + pol1_1_4 + pol1_2_1 + pol1_2_2 + pol1_2_3 + pol1_2_4 + pol1_2_5 + pol1_3_1 + pol1_3_2 + pol1_3_3 + pol1_3_4 + pol1_3_5 + pol1_3_6 + pol1_4_1 + pol1_4_2 + pol1_4_3 + pol1_4_4 + pol1_4_5 + pol1_4_6 + pol1_4_7 + pol1_5_1 + pol1_5_2 + pol1_5_3 + pol1_5_4 + pol1_5_5 + pol1_5_6 + pol1_6_1 + pol1_6_2 + pol1_6_3 + pol1_6_4 + pol1_6_5 + pol1_7_1 + pol1_7_2 + pol1_7_3 + pol1_7_4 + pol2_1_1 + pol2_1_2 + pol2_1_3 + pol2_1_4 + pol2_2_1 + pol2_2_2 + pol2_2_3 + pol2_2_4 + pol2_2_5 + pol2_3_1 + pol2_3_2 + pol2_3_3 + pol2_3_4 + pol2_3_5 + pol2_3_6 + pol2_4_1 + pol2_4_2 + pol2_4_3 + pol2_4_4 + pol2_4_5 + pol2_4_6 + pol2_4_7 + pol2_5_1 + pol2_5_2 + pol2_5_3 + pol2_5_4 + pol2_5_5 + pol2_5_6 + pol2_6_1 + pol2_6_2 + pol2_6_3 + pol2_6_4 + pol2_6_5 + pol2_7_1 + pol2_7_2 + pol2_7_3 + pol2_7_4 + pol3_1_1 + pol3_1_2 + pol3_1_3 + pol3_1_4 + pol3_2_1 + pol3_2_2 + pol3_2_3 + pol3_2_4 + pol3_2_5 + pol3_3_1 + pol3_3_2 + pol3_3_3 + pol3_3_4 + pol3_3_5 + pol3_3_6 + pol3_4_1 + pol3_4_2 + pol3_4_3 + pol3_4_4 + pol3_4_5 + pol3_4_6 + pol3_4_7 + pol3_5_1 + pol3_5_2 + pol3_5_3 + pol3_5_4 + pol3_5_5 + pol3_5_6 + pol3_6_1 + pol3_6_2 + pol3_6_3 + pol3_6_4 + pol3_6_5 + pol3_7_1 + pol3_7_2 + pol3_7_3 + pol3_7_4 + pol4_4_1 + pol4_5_1 + pol4_6_1 + pol4_7_1 + pol4_7_2 + pol4_7_3 + pol4_7_4 + pol5_1_1 + pol5_2_1 + pol5_3_1 + pol5_4_1 + pol5_5_1 + pol5_6_1 + pol5_7_1 + pol6_1_1 + pol6_1_2 + pol6_1_3 + pol6_1_4 + pol6_2_1 + pol6_3_1 + pol6_4_1 = 264
inv : po2_3_1 + pol2_3_1 = 1
inv : po2_5_3 + pol2_5_3 = 1
inv : pi6_1_3 + pil6_1_3 = 1
inv : pb1_6_1 + pb2_6_1 + pb3_6_1 + pb4_6_1 + pb5_6_1 + pb6_6_1 + pbl_6_1 = 6
inv : pi4_5_1 + pil4_5_1 = 1
inv : pi2_5_6 + pil2_5_6 = 1
inv : pi5_5_1 + pil5_5_1 = 1
inv : po2_4_5 + pol2_4_5 = 1
inv : po2_3_6 + pol2_3_6 = 1
inv : pi4_7_4 + pil4_7_4 = 1
inv : pi2_6_5 + pil2_6_5 = 1
inv : pi2_4_1 + pil2_4_1 = 1
inv : po3_6_3 + pol3_6_3 = 1
inv : po4_7_1 + pol4_7_1 = 1
inv : pi2_5_1 + pil2_5_1 = 1
inv : po5_4_1 + pol5_4_1 = 1
inv : pi1_1_2 + pil1_1_2 = 1
inv : po2_2_4 + pol2_2_4 = 1
inv : pb1_3_5 + pb2_3_5 + pb3_3_5 + pb4_3_5 + pb5_3_5 + pb6_3_5 + pbl_3_5 = 6
inv : pi6_2_1 + pil6_2_1 = 1
inv : po2_5_5 + pol2_5_5 = 1
inv : po2_6_4 + pol2_6_4 = 1
inv : pb1_6_2 + pb2_6_2 + pb3_6_2 + pb4_6_2 + pb5_6_2 + pb6_6_2 + pbl_6_2 = 6
inv : po6_1_2 + pol6_1_2 = 1
inv : po1_3_2 + pol1_3_2 = 1
inv : pi1_7_3 + pil1_7_3 = 1
inv : pi2_3_2 + pil2_3_2 = 1
inv : po3_5_2 + pol3_5_2 = 1
inv : po3_7_3 + pol3_7_3 = 1
inv : pi1_2_3 + pil1_2_3 = 1
inv : po2_1_3 + pol2_1_3 = 1
inv : pi3_1_3 + pil3_1_3 = 1
inv : pi3_6_4 + pil3_6_4 = 1
Total of 302 invariants.
[2020-05-15 12:52:12] [INFO ] Rewriting arrays to variables to allow decomposition.
[2020-05-15 12:52:12] [INFO ] Computed 302 place invariants in 50 ms
[2020-05-15 12:52:12] [INFO ] Removed a total of 1736 redundant transitions.
[2020-05-15 12:52:12] [INFO ] Flatten gal took : 193 ms
[2020-05-15 12:52:12] [INFO ] Fuse similar labels procedure discarded/fused a total of 362 labels/synchronizations in 61 ms.
[2020-05-15 12:52:13] [INFO ] Time to serialize gal into /home/mcc/execution/LTLCardinality.pnml.gal : 12 ms
[2020-05-15 12:52:13] [INFO ] Time to serialize properties into /home/mcc/execution/LTLCardinality.ltl : 1 ms
Invoking ITS tools like this :CommandLine [args=[/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202005100927/bin/its-ltl-linux64, --gc-threshold, 2000000, -i, /home/mcc/execution/LTLCardinality.pnml.gal, -t, CGAL, -LTL, /home/mcc/execution/LTLCardinality.ltl, -c, -stutter-deadlock, --gen-order, FOLLOW], workingDir=/home/mcc/execution]

its-ltl command run as :

/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202005100927/bin/its-ltl-linux64 --gc-threshold 2000000 -i /home/mcc/execution/LTLCardinality.pnml.gal -t CGAL -LTL /home/mcc/execution/LTLCardinality.ltl -c -stutter-deadlock --gen-order FOLLOW
Read 9 LTL properties
Checking formula 0 : !((G("(gu8.pi3_6_2<=gu8.pb6_3_3)")))
Formula 0 simplified : !G"(gu8.pi3_6_2<=gu8.pb6_3_3)"
[2020-05-15 12:52:14] [INFO ] Proved 787 variables to be positive in 1830 ms
[2020-05-15 12:52:14] [INFO ] Computing symmetric may disable matrix : 1374 transitions.
[2020-05-15 12:52:14] [INFO ] Computation of disable matrix completed :0/1374 took 0 ms. Total solver calls (SAT/UNSAT): 0(0/0)
[2020-05-15 12:52:14] [INFO ] Computation of Complete disable matrix. took 179 ms. Total solver calls (SAT/UNSAT): 0(0/0)
[2020-05-15 12:52:14] [INFO ] Computing symmetric may enable matrix : 1374 transitions.
[2020-05-15 12:52:14] [INFO ] Computation of Complete enable matrix. took 98 ms. Total solver calls (SAT/UNSAT): 0(0/0)
[2020-05-15 12:52:17] [INFO ] Computing symmetric co enabling matrix : 1374 transitions.
SMT solver raised 'unknown', retrying with same input.
SMT solver raised 'unknown' twice, overapproximating result to 1.
[2020-05-15 12:52:20] [INFO ] Computation of co-enabling matrix(0/1374) took 2769 ms. Total solver calls (SAT/UNSAT): 16(16/0)
[2020-05-15 12:52:20] [INFO ] Computation of Finished co-enabling matrix. took 2911 ms. Total solver calls (SAT/UNSAT): 16(16/0)
[2020-05-15 12:52:20] [INFO ] Computing Do-Not-Accords matrix : 1374 transitions.
[2020-05-15 12:52:21] [WARNING] SMT solver unexpectedly returned 'unknown' answer, retrying.
[2020-05-15 12:52:51] [WARNING] SMT solver unexpectedly returned 'unknown' answer, retrying.
[2020-05-15 12:58:02] [WARNING] SMT solver unexpectedly returned 'unknown' answer, retrying.
[2020-05-15 12:58:14] [WARNING] SMT solver unexpectedly returned 'unknown' answer, retrying.
[2020-05-15 12:58:57] [WARNING] SMT solver unexpectedly returned 'unknown' answer, retrying.
[2020-05-15 13:01:34] [WARNING] SMT solver unexpectedly returned 'unknown' answer, retrying.
[2020-05-15 13:01:50] [WARNING] SMT solver unexpectedly returned 'unknown' answer, retrying.
[2020-05-15 13:01:58] [WARNING] SMT solver unexpectedly returned 'unknown' answer, retrying.
[2020-05-15 13:04:57] [WARNING] SMT solver unexpectedly returned 'unknown' answer, retrying.
[2020-05-15 13:05:06] [WARNING] SMT solver unexpectedly returned 'unknown' answer, retrying.
[2020-05-15 13:05:19] [WARNING] SMT solver unexpectedly returned 'unknown' answer, retrying.
[2020-05-15 13:05:35] [WARNING] SMT solver unexpectedly returned 'unknown' answer, retrying.
[2020-05-15 13:05:35] [WARNING] SMT solver unexpectedly returned 'unknown' answer, retrying.
[2020-05-15 13:05:42] [WARNING] SMT solver unexpectedly returned 'unknown' answer, retrying.
[2020-05-15 13:05:42] [WARNING] SMT solver unexpectedly returned 'unknown' answer, retrying.
[2020-05-15 13:05:57] [WARNING] SMT solver unexpectedly returned 'unknown' answer, retrying.
[2020-05-15 13:06:04] [WARNING] SMT solver unexpectedly returned 'unknown' answer, retrying.
[2020-05-15 13:06:07] [WARNING] SMT solver unexpectedly returned 'unknown' answer, retrying.
[2020-05-15 13:06:09] [WARNING] SMT solver unexpectedly returned 'unknown' answer, retrying.
[2020-05-15 13:06:11] [WARNING] SMT solver unexpectedly returned 'unknown' answer, retrying.
[2020-05-15 13:06:15] [WARNING] SMT solver unexpectedly returned 'unknown' answer, retrying.
[2020-05-15 13:06:22] [WARNING] SMT solver unexpectedly returned 'unknown' answer, retrying.
[2020-05-15 13:06:28] [WARNING] SMT solver unexpectedly returned 'unknown' answer, retrying.
Skipping mayMatrices nes/nds SMT solver raised an error :unknown
java.lang.RuntimeException: SMT solver raised an error :unknown
at fr.lip6.move.gal.gal2smt.bmc.NextBMCSolver.checkSat(NextBMCSolver.java:320)
at fr.lip6.move.gal.gal2smt.bmc.NextBMCSolver.checkSat(NextBMCSolver.java:307)
at fr.lip6.move.gal.gal2smt.bmc.NecessaryEnablingsolver.computeDoNotAccord(NecessaryEnablingsolver.java:630)
at fr.lip6.move.gal.gal2pins.Gal2PinsTransformerNext.printLabels(Gal2PinsTransformerNext.java:538)
at fr.lip6.move.gal.gal2pins.Gal2PinsTransformerNext.printDependencyMatrix(Gal2PinsTransformerNext.java:209)
at fr.lip6.move.gal.gal2pins.Gal2PinsTransformerNext.buildBodyFile(Gal2PinsTransformerNext.java:85)
at fr.lip6.move.gal.gal2pins.Gal2PinsTransformerNext.transform(Gal2PinsTransformerNext.java:831)
at fr.lip6.move.gal.application.LTSminRunner$1.run(LTSminRunner.java:73)
at java.base/java.lang.Thread.run(Thread.java:834)
[2020-05-15 13:06:33] [INFO ] Built C files in 861871ms conformant to PINS in folder :/home/mcc/execution
Running compilation step : CommandLine [args=[gcc, -c, -I/home/mcc/BenchKit//lts_install_dir//include, -I., -std=c99, -fPIC, -O2, model.c], workingDir=/home/mcc/execution]
Compilation finished in 17340 ms.
Running link step : CommandLine [args=[gcc, -shared, -o, gal.so, model.o], workingDir=/home/mcc/execution]
Link finished in 162 ms.
Running LTSmin : CommandLine [args=[/home/mcc/BenchKit//lts_install_dir//bin/pins2lts-mc, ./gal.so, --threads=8, -p, --pins-guards, --when, --ltl, []((LTLAP0==true)), --buchi-type=spotba], workingDir=/home/mcc/execution]
/home/mcc/BenchKit//lts_install_dir//bin/pins2lts-mc: error while loading shared libraries: libltdl.so.7: cannot open shared object file: No such file or directory
WARNING : LTS min runner thread failed on error :java.lang.RuntimeException: Unexpected exception when executing ltsmin :CommandLine [args=[/home/mcc/BenchKit//lts_install_dir//bin/pins2lts-mc, ./gal.so, --threads=8, -p, --pins-guards, --when, --ltl, []((LTLAP0==true)), --buchi-type=spotba], workingDir=/home/mcc/execution]
127
java.lang.RuntimeException: Unexpected exception when executing ltsmin :CommandLine [args=[/home/mcc/BenchKit//lts_install_dir//bin/pins2lts-mc, ./gal.so, --threads=8, -p, --pins-guards, --when, --ltl, []((LTLAP0==true)), --buchi-type=spotba], workingDir=/home/mcc/execution]
127
at fr.lip6.move.gal.application.LTSminRunner.checkProperty(LTSminRunner.java:170)
at fr.lip6.move.gal.application.LTSminRunner.access$10(LTSminRunner.java:124)
at fr.lip6.move.gal.application.LTSminRunner$1.run(LTSminRunner.java:93)
at java.base/java.lang.Thread.run(Thread.java:834)
Detected timeout of ITS tools.
[2020-05-15 13:12:15] [INFO ] Flatten gal took : 389 ms
[2020-05-15 13:12:15] [INFO ] Time to serialize gal into /home/mcc/execution/LTLCardinality.pnml.gal : 62 ms
[2020-05-15 13:12:15] [INFO ] Time to serialize properties into /home/mcc/execution/LTLCardinality.ltl : 1 ms
Invoking ITS tools like this :CommandLine [args=[/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202005100927/bin/its-ltl-linux64, --gc-threshold, 2000000, -i, /home/mcc/execution/LTLCardinality.pnml.gal, -t, CGAL, -LTL, /home/mcc/execution/LTLCardinality.ltl, -c, -stutter-deadlock, --gen-order, FOLLOW], workingDir=/home/mcc/execution]

its-ltl command run as :

/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202005100927/bin/its-ltl-linux64 --gc-threshold 2000000 -i /home/mcc/execution/LTLCardinality.pnml.gal -t CGAL -LTL /home/mcc/execution/LTLCardinality.ltl -c -stutter-deadlock --gen-order FOLLOW
Read 9 LTL properties
Checking formula 0 : !((G("(pi3_6_2<=pb6_3_3)")))
Formula 0 simplified : !G"(pi3_6_2<=pb6_3_3)"
Detected timeout of ITS tools.
[2020-05-15 13:32:20] [INFO ] Flatten gal took : 1119 ms
[2020-05-15 13:32:22] [INFO ] Input system was already deterministic with 1374 transitions.
[2020-05-15 13:32:22] [INFO ] Transformed 787 places.
[2020-05-15 13:32:22] [INFO ] Transformed 1374 transitions.
Running greatSPN : CommandLine [args=[/home/mcc/BenchKit//greatspn//bin/pinvar, /home/mcc/execution/gspn], workingDir=/home/mcc/execution]
Run of greatSPN captured in /home/mcc/execution/outPut.txt
Running greatSPN : CommandLine [args=[/home/mcc/BenchKit//greatspn//bin/RGMEDD2, /home/mcc/execution/gspn, -META, -varord-only], workingDir=/home/mcc/execution]
Run of greatSPN captured in /home/mcc/execution/outPut.txt
Using order generated by GreatSPN with heuristic : META
[2020-05-15 13:32:23] [INFO ] Time to serialize gal into /home/mcc/execution/LTLCardinality.pnml.gal : 8 ms
[2020-05-15 13:32:23] [INFO ] Time to serialize properties into /home/mcc/execution/LTLCardinality.ltl : 2 ms
Invoking ITS tools like this :CommandLine [args=[/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202005100927/bin/its-ltl-linux64, --gc-threshold, 2000000, -i, /home/mcc/execution/LTLCardinality.pnml.gal, -t, CGAL, -LTL, /home/mcc/execution/LTLCardinality.ltl, -c, -stutter-deadlock, --load-order, /home/mcc/execution/model.ord, --gen-order, FOLLOW], workingDir=/home/mcc/execution]

its-ltl command run as :

/home/mcc/BenchKit/itstools/plugins/fr.lip6.move.gal.itstools.binaries_1.0.0.202005100927/bin/its-ltl-linux64 --gc-threshold 2000000 -i /home/mcc/execution/LTLCardinality.pnml.gal -t CGAL -LTL /home/mcc/execution/LTLCardinality.ltl -c -stutter-deadlock --load-order /home/mcc/execution/model.ord --gen-order FOLLOW
Read 9 LTL properties
Successfully loaded order from file /home/mcc/execution/model.ord
Checking formula 0 : !((G("(pi3_6_2<=pb6_3_3)")))
Formula 0 simplified : !G"(pi3_6_2<=pb6_3_3)"

BK_TIME_CONFINEMENT_REACHED

--------------------
content from stderr:

+ export BINDIR=/home/mcc/BenchKit/
+ BINDIR=/home/mcc/BenchKit/
++ pwd
+ export MODEL=/home/mcc/execution
+ MODEL=/home/mcc/execution
+ [[ LTLCardinality = StateSpace ]]
+ /home/mcc/BenchKit//runeclipse.sh /home/mcc/execution LTLCardinality -its -ltsminpath /home/mcc/BenchKit//lts_install_dir/ -greatspnpath /home/mcc/BenchKit//greatspn/ -order META -manyOrder -smt -timeout 3600
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ /home/mcc/BenchKit//itstools/its-tools -data /home/mcc/execution/workspace -pnfolder /home/mcc/execution -examination LTLCardinality -z3path /home/mcc/BenchKit//z3/bin/z3 -yices2path /home/mcc/BenchKit//yices/bin/yices -its -ltsminpath /home/mcc/BenchKit//lts_install_dir/ -greatspnpath /home/mcc/BenchKit//greatspn/ -order META -manyOrder -smt -timeout 3600 -vmargs -Dosgi.locking=none -Declipse.stateSaveDelayInterval=-1 -Dosgi.configuration.area=/tmp/.eclipse -Xss128m -Xms40m -Xmx16000m -Dfile.encoding=UTF-8 -Dosgi.requiredJavaVersion=1.6

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="HexagonalGrid-PT-410"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="itstools"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-4028"
echo " Executing tool itstools"
echo " Input is HexagonalGrid-PT-410, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r096-oct2-158940144600105"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/HexagonalGrid-PT-410.tgz
mv HexagonalGrid-PT-410 execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' LTLCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;