Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2020-input.r006-smll-158897515700206.qcow2', fmt=qcow2 size=4294967296 backing_file='/data/fkordon/mcc2020-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-4028
Executing tool itstools
Input is AirplaneLD-COL-0200, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r006-smll-158897515700206
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 256K
-rw-r--r-- 1 mcc users 4.2K Mar 24 10:45 CTLCardinality.txt
-rw-r--r-- 1 mcc users 22K Mar 24 10:45 CTLCardinality.xml
-rw-r--r-- 1 mcc users 2.3K Mar 24 09:25 CTLFireability.txt
-rw-r--r-- 1 mcc users 14K Mar 24 09:25 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.0K Mar 24 05:37 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.2K Mar 24 05:37 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.3K Apr 8 14:40 LTLCardinality.txt
-rw-r--r-- 1 mcc users 29K Apr 29 06:16 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.0K Apr 8 14:40 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Apr 29 06:16 LTLFireability.xml
-rw-r--r-- 1 mcc users 3.3K Mar 24 07:57 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 15K Mar 24 07:57 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 2.7K Mar 24 06:16 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 16K Mar 24 06:16 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.8K Mar 24 08:44 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Mar 24 08:44 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 24 05:37 equiv_pt
-rw-r--r-- 1 mcc users 5 Mar 24 05:37 instance
-rw-r--r-- 1 mcc users 5 Mar 24 05:37 iscolored
-rw-r--r-- 1 mcc users 67K Mar 24 05:37 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME AirplaneLD-COL-0200-00
FORMULA_NAME AirplaneLD-COL-0200-01
FORMULA_NAME AirplaneLD-COL-0200-02
FORMULA_NAME AirplaneLD-COL-0200-03
FORMULA_NAME AirplaneLD-COL-0200-04
FORMULA_NAME AirplaneLD-COL-0200-05
FORMULA_NAME AirplaneLD-COL-0200-06
FORMULA_NAME AirplaneLD-COL-0200-07
FORMULA_NAME AirplaneLD-COL-0200-08
FORMULA_NAME AirplaneLD-COL-0200-09
FORMULA_NAME AirplaneLD-COL-0200-10
FORMULA_NAME AirplaneLD-COL-0200-11
FORMULA_NAME AirplaneLD-COL-0200-12
FORMULA_NAME AirplaneLD-COL-0200-13
FORMULA_NAME AirplaneLD-COL-0200-14
FORMULA_NAME AirplaneLD-COL-0200-15

=== Now, execution of the tool begins

BK_START 1589427972590

[2020-05-14 03:46:15] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, LTLFireability, -z3path, /home/mcc/BenchKit//z3/bin/z3, -yices2path, /home/mcc/BenchKit//yices/bin/yices, -its, -ltsminpath, /home/mcc/BenchKit//lts_install_dir/, -greatspnpath, /home/mcc/BenchKit//greatspn/, -order, META, -manyOrder, -smt, -timeout, 3600]
[2020-05-14 03:46:15] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2020-05-14 03:46:15] [INFO ] Detected file is not PT type :http://www.pnml.org/version-2009/grammar/symmetricnet
SLF4J: Failed to load class "org.slf4j.impl.StaticLoggerBinder".
SLF4J: Defaulting to no-operation (NOP) logger implementation
SLF4J: See http://www.slf4j.org/codes.html#StaticLoggerBinder for further details.
[2020-05-14 03:46:16] [INFO ] Load time of PNML (colored model parsed with PNMLFW) : 1298 ms
[2020-05-14 03:46:16] [INFO ] sort/places :
Speed->SpeedPossibleVal,Speed_Left_Wheel,Speed_Right_Wheel,
Signal->Plane_On_Ground_Signal_no,
Dot->stp5,stp4,stp3,stp2,stp1,P5,P4,P3,P2,P6,P1,
Weight->WeightPossibleVal,Weight_Right_Wheel,Weight_Left_Wheel,
Altitude->AltitudePossibleVal,TheAltitude,

[2020-05-14 03:46:16] [INFO ] Detected 3 constant HL places corresponding to 602 PT places.
[2020-05-14 03:46:16] [INFO ] Imported 20 HL places and 15 HL transitions for a total of 1419 PT places and 2412.0 transition bindings in 35 ms.
[2020-05-14 03:46:16] [INFO ] Computed order based on color domains.
[2020-05-14 03:46:16] [INFO ] Unfolded HLPN to a Petri net with 1419 places and 1608 transitions in 45 ms.
[2020-05-14 03:46:16] [INFO ] Unfolded HLPN properties in 4 ms.
[2020-05-14 03:46:16] [INFO ] Reduced 1 identical enabling conditions.
[2020-05-14 03:46:16] [INFO ] Reduced 1 identical enabling conditions.
[2020-05-14 03:46:16] [INFO ] Reduced 199 identical enabling conditions.
[2020-05-14 03:46:16] [INFO ] Reduced 199 identical enabling conditions.
[2020-05-14 03:46:16] [INFO ] Reduced 399 identical enabling conditions.
[2020-05-14 03:46:16] [INFO ] Reduced 199 identical enabling conditions.
[2020-05-14 03:46:16] [INFO ] Reduced 199 identical enabling conditions.
[2020-05-14 03:46:16] [INFO ] Reduced 199 identical enabling conditions.
[2020-05-14 03:46:16] [INFO ] Reduced 1 identical enabling conditions.
[2020-05-14 03:46:16] [INFO ] Reduced 199 identical enabling conditions.
[2020-05-14 03:46:16] [INFO ] Reduced 199 identical enabling conditions.
[2020-05-14 03:46:16] [INFO ] Reduced 199 identical enabling conditions.
[2020-05-14 03:46:16] [INFO ] Reduced 199 identical enabling conditions.
[2020-05-14 03:46:16] [INFO ] Reduced 399 identical enabling conditions.
[2020-05-14 03:46:16] [INFO ] Reduced 399 identical enabling conditions.
[2020-05-14 03:46:16] [INFO ] Reduced 1 identical enabling conditions.
[2020-05-14 03:46:16] [INFO ] Reduced 1 identical enabling conditions.
[2020-05-14 03:46:16] [INFO ] Reduced 399 identical enabling conditions.
[2020-05-14 03:46:16] [INFO ] Reduced 399 identical enabling conditions.
[2020-05-14 03:46:16] [INFO ] Reduced 199 identical enabling conditions.
[2020-05-14 03:46:16] [INFO ] Reduced 199 identical enabling conditions.
Reduce places removed 602 places and 0 transitions.
Parsed 16 properties from file /home/mcc/execution/LTLFireability.xml in 143 ms.
Working with output stream class java.io.PrintStream
Incomplete random walk after 100000 steps, including 12589 resets, run finished after 2468 ms. (steps per millisecond=40 ) properties seen :[1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 1, 1, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1]
// Phase 1: matrix 1608 rows 817 cols
[2020-05-14 03:46:19] [INFO ] Computed 3 place invariants in 161 ms
[2020-05-14 03:46:19] [INFO ] [Real]Absence check using 2 positive place invariants in 29 ms returned sat
[2020-05-14 03:46:19] [INFO ] [Real]Absence check using 2 positive and 1 generalized place invariants in 14 ms returned sat
[2020-05-14 03:46:19] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2020-05-14 03:46:22] [INFO ] [Real]Absence check using state equation in 3109 ms returned sat
[2020-05-14 03:46:23] [INFO ] Computed and/alt/rep : 804/61606/804 causal constraints in 276 ms.
[2020-05-14 03:46:23] [INFO ] Added : 1 causal constraints over 1 iterations in 489 ms. Result :sat
[2020-05-14 03:46:24] [INFO ] [Real]Absence check using 2 positive place invariants in 29 ms returned sat
[2020-05-14 03:46:24] [INFO ] [Real]Absence check using 2 positive and 1 generalized place invariants in 23 ms returned sat
[2020-05-14 03:46:24] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2020-05-14 03:46:27] [INFO ] [Real]Absence check using state equation in 2923 ms returned unsat
Successfully simplified 1 atomic propositions for a total of 1 simplifications.
[2020-05-14 03:46:27] [INFO ] Initial state reduction rules for CTL removed 5 formulas.
[2020-05-14 03:46:27] [INFO ] Flatten gal took : 280 ms
FORMULA AirplaneLD-COL-0200-14 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA AirplaneLD-COL-0200-07 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA AirplaneLD-COL-0200-06 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA AirplaneLD-COL-0200-05 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA AirplaneLD-COL-0200-03 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2020-05-14 03:46:27] [INFO ] Flatten gal took : 156 ms
Using solver Z3 to compute partial order matrices.
Built C files in :
/home/mcc/execution
[2020-05-14 03:46:28] [INFO ] Applying decomposition
[2020-05-14 03:46:28] [INFO ] Flatten gal took : 140 ms
[2020-05-14 03:46:28] [INFO ] Input system was already deterministic with 1608 transitions.
[2020-05-14 03:46:28] [INFO ] Too many transitions (1608) to apply POR reductions. Disabling POR matrices.
[2020-05-14 03:46:28] [INFO ] Built C files in 537ms conformant to PINS in folder :/home/mcc/execution
Running compilation step : CommandLine [args=[gcc, -c, -I/home/mcc/BenchKit//lts_install_dir//include, -I., -std=c99, -fPIC, -O2, model.c], workingDir=/home/mcc/execution]
Compilation finished in 21805 ms.
Running link step : CommandLine [args=[gcc, -shared, -o, gal.so, model.o], workingDir=/home/mcc/execution]
Link finished in 60 ms.
Running LTSmin : CommandLine [args=[/home/mcc/BenchKit//lts_install_dir//bin/pins2lts-mc, ./gal.so, --threads=8, --when, --ltl, ((LTLAP0==true))U([](((LTLAP1==true))U(X((((LTLAP0==true))U((LTLAP2==true)))U((LTLAP3==true)))))), --buchi-type=spotba], workingDir=/home/mcc/execution]
/home/mcc/BenchKit//lts_install_dir//bin/pins2lts-mc: error while loading shared libraries: libltdl.so.7: cannot open shared object file: No such file or directory
WARNING : LTS min runner thread failed on error :java.lang.RuntimeException: Unexpected exception when executing ltsmin :CommandLine [args=[/home/mcc/BenchKit//lts_install_dir//bin/pins2lts-mc, ./gal.so, --threads=8, --when, --ltl, ((LTLAP0==true))U([](((LTLAP1==true))U(X((((LTLAP0==true))U((LTLAP2==true)))U((LTLAP3==true)))))), --buchi-type=spotba], workingDir=/home/mcc/execution]
127
java.lang.RuntimeException: Unexpected exception when executing ltsmin :CommandLine [args=[/home/mcc/BenchKit//lts_install_dir//bin/pins2lts-mc, ./gal.so, --threads=8, --when, --ltl, ((LTLAP0==true))U([](((LTLAP1==true))U(X((((LTLAP0==true))U((LTLAP2==true)))U((LTLAP3==true)))))), --buchi-type=spotba], workingDir=/home/mcc/execution]
127
at fr.lip6.move.gal.application.LTSminRunner.checkProperty(LTSminRunner.java:170)
at fr.lip6.move.gal.application.LTSminRunner.access$10(LTSminRunner.java:124)
at fr.lip6.move.gal.application.LTSminRunner$1.run(LTSminRunner.java:93)
at java.base/java.lang.Thread.run(Thread.java:834)

BK_TIME_CONFINEMENT_REACHED

--------------------
content from stderr:

+ export BINDIR=/home/mcc/BenchKit/
+ BINDIR=/home/mcc/BenchKit/
++ pwd
+ export MODEL=/home/mcc/execution
+ MODEL=/home/mcc/execution
+ [[ LTLFireability = StateSpace ]]
+ /home/mcc/BenchKit//runeclipse.sh /home/mcc/execution LTLFireability -its -ltsminpath /home/mcc/BenchKit//lts_install_dir/ -greatspnpath /home/mcc/BenchKit//greatspn/ -order META -manyOrder -smt -timeout 3600
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ /home/mcc/BenchKit//itstools/its-tools -data /home/mcc/execution/workspace -pnfolder /home/mcc/execution -examination LTLFireability -z3path /home/mcc/BenchKit//z3/bin/z3 -yices2path /home/mcc/BenchKit//yices/bin/yices -its -ltsminpath /home/mcc/BenchKit//lts_install_dir/ -greatspnpath /home/mcc/BenchKit//greatspn/ -order META -manyOrder -smt -timeout 3600 -vmargs -Dosgi.locking=none -Declipse.stateSaveDelayInterval=-1 -Dosgi.configuration.area=/tmp/.eclipse -Xss128m -Xms40m -Xmx16000m -Dfile.encoding=UTF-8 -Dosgi.requiredJavaVersion=1.6

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="AirplaneLD-COL-0200"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="itstools"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-4028"
echo " Executing tool itstools"
echo " Input is AirplaneLD-COL-0200, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r006-smll-158897515700206"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/AirplaneLD-COL-0200.tgz
mv AirplaneLD-COL-0200 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' LTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;